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FORWARD
The papers which follow summarize the results of research
performed by the graduating seniors from the Microelectronic
Engineering Program at the Rochester Institute of Technology (RIT).
In their final quarter of study, the student proposes a ten week
research topic, to be completed with minimal supervision from the
faculty.
The proposal includes the relevance of the project to both
the Microelectronics field and the Engineering program at RIT, as
well as a tentative timetable and budget.
After a faculty critique,
the project is either accepted as proposed or revised.
Thereafter,
the student executes the research and meets weekly with the course
coordinator to monitor progress, revise the experiment as results
develop, and prepare their oral presentation at the Annual
Microelectronic Engineering Conference and their paper for this
journal.
The student is free (and encouraged) to seek the guidance
of other faculty members, both in and outside the Microelectronic
Engineering Faculty, researchers at other institutes, or industrial
col leagues.
The course is designed to model the type of activities involved
in graduate study programs.
It also provides the student with
guidance in the areas of technical writing and oral presentations. A
series of five seminars, on areas of Microelectronics that are not
adequately covered in the course work, complement the experimental
work. It is believed that this course provides the undergraduate
student with a unique experience to obtain competence not only in
technical performance, but also in the presentation of that work and
in listening to the work of others.
These are critical areas in
Engineering that are often neglected in a conventional education.
We hope the reader will find this journal informative and we
invite your comments and questions.
Further details of the
experiments are available upon request from the Microelectronic
Engineering Office at RIT.
We look forward to future issues as we
expand and improve our activities in Microelectronic Engineering.
THE EDITORS
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UNIVERSITY CLEAN ROOM MANAGEMENT PROGRAM
by
William P. Acito, Jr.
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
The Implementation of a computerized clean room
monitoring system at the RIT facility and the
benefits of the RIT Management
Program
are
discussed in this paper. Clean room parameters of
Interest
with
respect
to
environment,
contamination, and process control were Identified
and the management of a commercial and university
clean room will be contrasted.

I NTRODUCT ION
The Importance of cleanliness to microelectronic processing
Is gaining Increased recognition. Several models have been
deveIoped:to describe the anticipated product yield in a
typical
environment as a function of chip size and circuit
complexity. The Bose-Einstein model, for example, can be
used to illustrate this problem. The yield (percentage of
working chips) is given as
—n
Y = (1 + AD)
where Y = yield, A = chip area (cm2), D = defect density
(defects/cm2/level), and n = number of critical levels [4].
For a typical 64K DRAM, the chip area is 0.25 cm2 and the
typical defect density is 0.5 defects/cm2/level. There are
usually five critical levels, and defect density is related
to the number of contaminant particles per unit feature
area. All other factors equal, a yield of 55h can be
expected for the manufacturing of this chip. However, If an
upgrade to a 256K DRAM is made (Feature dimensions reduced,
defect density increased, chip size and critical levels
Increased), the contamination level becomes the controlling
factor in the equation. Unless the contamination level can
be controlled, the next generation of
microelectronic
devices may not be producible at all-- unless y!eldsof 1~
or so can be considered acceptable [4].

Not only is the concentration of particles in the clean room
a major concern, but the size of these particles as well. A
conventional approach
to
estimating
the
impact
of
contaminants on semiconductors Is to compare the size the of
particle to the minimum dimension of an integrated circuit
(e.g.
gate oxide thickness). ~3enerally, the diameter of
“direct killer” particles (i.e.
those with
Immediate
physical
effects)
is one forth the pattern size; an
“Indirect killer”
(10—20% of the minimum design rule)
represents the type of contaminant that does not have any
one physical effect but whose chemical composition may cause
the
device to fail
[3].
Hence, semiconductor device
manufacturers are reaching a stage where particles of almost
any size can be critical to device yields. Consequently,
the tasks of a clean room manager become more difficult
every year.
Federal Standard 209C, scheduled for approval this year by
the Institute of Environmental Sciences, requires that a
minimum of 400 sample locations be tested in a 10,000 ft2
room to be certified at Class 100, 10 or 1 (although the
latest version does not mandate automatic, or simultaneous
monitoring locations).
The number of options available to
the user to monitor clean room performance has at least
doubled in the last three years.
New innovations in
monitoring technology have produced a wide variety of
instruments that vary greatly In performance, size, and
automation capabilities.
What contamination sources should be considered by
room manager?

a

clean

1.

Equipment: This encompasses all equipment and benches
used in wafer processing, handling, transportation,
storage, and monitoring, as well as all computerized
systems that are used to collect the data and to monitor
and control the lab

2.

Materials: All materials used in the process (DI water,
chemicals, general
gases, reactive and doping gases,
pure metals, etc.)

3.

Product and Processes:
process steps

4.

OrganIzation
and
Management:
organization
and
management of technology end support areas, personnel,
and costs

5.

Environment: All building and clean room parameters;
air
quality, airflow,
clean room design, physical
contamination
(e.g.,
vibrations,
electrostatic
discharge) and construction materials. Although not a
direct contaminant, the desired temperature in a VLSI
clean room is 68 +1— 1 degrees F. Humidity measurements

product

concept,

design,

and

are critical to photo operations in order to maintain
normal
characteristics of the photoresist. The typical
relative humidity in a VLSI clean room Is 40 +1— 5%.
If
It is higher, corrosion and rusting of equipment may
also occur.
6.

People:
production, manufacturing, and
personnel,
all
maintenance,
service,
personnel

engineering
end safety

Now that we have established the major environmental and
contamination concerns of a manager designing or running a
VLSI clean room, we can consider the special concerns of a
university clean room and its manager.
PROGRAM
The clean room in RIT’s
Center
for
Microelectronic
Engineering includes a complete three Inch wafer processing
facility, a maskrnaking facility, darkrooms, and areas for
test and evaluation, chemical and gas storage, gowning, and
line maintenance. The clean room consists of 10,000 sq ft
of class
iooo, vibration-free processing space, which Is
often much cleaner than Class 100.
With more emphasis was placed on educational aspects rather
than yield during the design of the facility, this clean
room has characteristics not found in the Industry.
The
processing, bays were designed wider to accomidate large
amounts of students clustered around equipment.
Equipment
Is duplicated In bottle-neck areas (e.g., mask aligners).
Long tables are Included in the center of the bays to
accomidate lab notebooks and student materials. The daily
cleaning and monitoring of the facility is done by the
students under faculty guidance.
A program was therefore initiated to establish what clean
room parameters needed to be monitored~ what priority each
would have, how these parameters could be monitored using
limited equipment, who should do the monitoring, and how the
results should be reported. The RJT University Clean Room
Management program was born.
The first problem facing the faculty was to bring the
temperature and humidity of the clean room under control.
Using strip graph recorders and the temperature/humidity
probe on a Met One Particle Counter, readings were taken
throughout the facility both at continually and at discrete
times to establish trends.
The responsibility of taking
these readings was given to the
student
maintenance
personnel, a small group of underclassmen hired to clean and
monitor specific sections of the clean room.
Their duties
include mopping, wiping down equipment, checking suppl les,

noting any down equipment, and
temperature, humidity, particle
within their areas.

now the measurement of
counts and air velocities

To make efficient use of this data, an automated report
system was established on the VAX mainframe computer system.
A new computer account was obtained with both faculty and
student
access.
Using “20/20” Integrated Spreadsheet
software from Access Technology,
Inc.
(already on the
mainframe system), a data file and report macro file were
created. The students take the required readings during
their daily cleaning, and then enter the data Into a file
from a terminal
Inside the clean room.
Readings are
recorded throughout the week, and at the end of the week the
coordinator or faculty person can use the report file to
compile the data, do the necessary statistical analysis,
plot graphs, and print out a concise weekly report in a
matter of seconds from within his own office. Reports show
the raw data [Figure 1] and all
statistical parameters
(means,
standard
deviations,
ranges).
Temperature,
humidity, and particle counts are displayed on separate
clean room floor plans with readings located at the points
they were measured [Figure 2]. The reader can see spatial
trends, effects of construction on nearby locations, air
handler problems, and effects of student activity.
RESULTS
Although the program appears
modest
now,
there
is
considerable
room
for
expansion and automation.
DI
parameter~ (resistivity, bacteria counts) could easily be
included into the report.
Future plans are to make the
report on a daily basis to give better resolution,
include
information with regard to equipment status within each bay,
and to automatically keep and update control charts for each
area in the clean room.
Since the programs run on the
campus mainframe, there is also the possibility of upgrading
the system to automated monitoring systems (i.e. have the
computer take the readings directly from the equipment
itself
through
the
network
lines).
Inventory,
lot
monitoring, material usage, and cost analysis could easily
be added to the system.
The benefits, both to the program and to the
numerous:
1.

industry,

are

The RIT program gives the faculty the ability to monitor
the new facility and to catch problems before serious
damage results to processes or equipment.
Since the
environment in the clean room is not under the direct
control of the faculty, the reports provide a means of
informing the facilities people of problems. Already
the reports have identified temperature gradient and
excessive humidity problems, both of which have been
brought within desired specifications.
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2.

Students gain a valuable experience in contamination
control. Contamination control is not an active part of
the curriculum due to time limitations;
involving
students In this area lessens the load on faculty and
can spark interest in this increasingly more Important
area of wafer processing. As the program grows, results
and case histories can be incorporated back Into the
curriculum (statistics and processing classes). There
is a constant influx of fresh ideas, and the existing
set
up can easily be modified or upgraded.
New
measurement techniques or equipment could be developed
at the university level to benefit the industry.

3.

Students who are trained with good clean room habits and
a respect for clean room procedures will take that
respect with them when they enter the work force.
Many
contamination control
engineers complain that their
toughest problem is breaking operator bad habits (e.g.,
using a face mask as a chin rest, opening doors to
hallways to talk to friends, smoking before entering the
lab, etc.).
If the importance of contamination control
is stressed at the university level, It would be easier
to maintain at the industry level.
In talking with the
student maintenance crew many show a sincere Interest in
the condition and environment
in the facility;
if
something Is wrong, they are quick to point it out.
If
something does appear right (e.g. an unusually high
particle count), they are quick to ask, “Why?” The
production of next-generation ULSI chips will demand
extreme discipline from operators and engineers within
the elean room, and a concern for the quality of the
environment they work in.

CONCLUSION
The University Clean Room Management program was born out of
necessity. A simple, efficient, inexpensive method has been
established to monitor a university clean room.
The
benefits, however, will
reach out much farther than the
confines of the RIT clean room.
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ANALYSIS OF ~L~SOk~rt~ MEASUREMENTS
By

Wael A. Bizri
5th year Microelectronics Student
Rochester Institute of Technology

ABSTRACT
A procedure for making A vs ~ plots to analyze ellipsometer
readings was generated. This replaced the look-up tables. The
refractive index and thickness were generated using the McCraclcin
Ellipsometer program.1 This program was debugged.

D~ThODUCflON

Ellipsometry is the measurement of the effect of reflection due to a dielectric
tedium on the state of polarization of light.2
In the ellipsometer, monochromatic light passes through a polarizer and a wave
plate. It is then rejlected from the surface under investi ation, and passes
through a polarizing prism called an analyzer and to a detector (Figure 1). The
polarizer and analyzer form the plane of incidence which is perpendicular to the
sample surface. The wave plate is set at a fixed azimuth and the polarizer and
analyzer rotated until the light is extinguished as determined by the detector. The
azimuths of the polarizer, fast axis of the wave plate, and analyzer, (P, Q, and A
respectively), measured from the plane of incidence are recorded. From these
readings delta (A) and psi (.~p), the ellipsometer parameters, are calculated.
The optical constants of the surface or the thickness and refractive index of films
on a substrate are calculated from A and ~‘.
A Fortran program written by Frank McCrackin for the National Bureau of Stan
dards1 is currently operable to calculate film thickness and index of refrac
tion. Measurement data must be linked in the form of a data file for program
execution. The data file is composed of a set of instructions which causes the
computer to change experimental parameters (Table 1) or, based on various models of
one or more films, perform calculations (Table 2).

Sarpi.
Surfac.

Piltar

P.lari:er

Photod.t.ctor

Ho~ochre.atic
Light

Figure 1.

Basic Ellipsoirieter Schematic.

Instruction Parameter

Default

Al
HF
NM
NS
WL
WP
AT

70 degrees
I
I
I
5461

Angle of incidence
Refractive index of film
Refractive index of medium
Refractive index of substrate
Vacuum wavelength of light
Wave plate constants
Angle of tilt

Table I :

degrees

0

McCrackin’s program default parameters

Instruction
CAT
CD
CMD
CNDC
CNDE
CMX
CNS
CTABLE
PAGE
RESET
STOP
Table

1,90

2

Computation
Angle of tilt of reflecting surface
Thickness of film
Refractive index and thickness of film
Refractive index and thickness of film with
combination of values
Refractive index and thickness of film with
confidence limits
Complex refractive index of film of given
thickness
Refractive index of substrate
Table of ~ and ~ and reflection coefficients
New page of output
New page of output with new reset to parameter
End program
McCraclCin’S

program
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commands

The goal is to generate curves by using the Fortran program for various ranges of
thickness and indices of refraction. These curves may be used for quick
determination of t0~ and flf for measured values of A and ~, instead of
the old look up table, where prior knowledge of index of refraction is required.

The RIT’s AME-500 ellipsometer, using a Na light with a
was compared to a standard Gartner 117 elllpsometer, at
HeNe laser with a wavelength of 6328 Angstrom. Sample
of 500 and 1200 Angstrom are used as the comparative
~p were obtain for the two ellipsometerS.

wavelength of 5461 Angstrom,
SUNY Buffalo, which uses a
wafers with oxide thickness
tools. The values of A and

By using the NcCraclcin program instruction CTABLE, a table a value for t0~ and
flf was generated for a given range of A and ~. This table was then incorpo
rated into a spreadsheet were it was sorted by thickness arid by refractive index.
From these data, plots of A vs ,p were obtain using a graph generator DIS8.
RESULTS
After comparing both ellipsometers, it was found that the RIT ellipsometer need
calibration to give us an accurate reading. The sample wafer could be measured
before using the ellipsometer’ to make sure that it Is calibrated.
The McCrackin Ellipsometer program is currently operable on the VAX.
CNK instruction run properly.

All but the

Figure 2 shows the A vs ~ plots generate for thickness range of 400 to 800
Angstrom, and index of refraction between 1.3 and 1.6.

~N~USION

Plots of different ranges were plotted for quick determination of t0~ and
rif. The ellipsometer program could also be used to give accurate result when
the ellipsometer is well
calibrated.

ci
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INTRODUCTION OF STATISTICAL DECISION MAKING AND MEASUREMENT
CONTROL CHARTS INTO RIT CLEANROOM FACILITY
By
Matthew L. Blair
5th Year Microelectronic Engineering Student
Rochester Institute of Technology
ABSTRACT
A computer program was written that would enable
the user to generate measurement control charts or
make statistical decisions based on the means or
variations of two sets of data.
Statistical
t-test and F-test results were obtained using
an
experimental
example,
indicate how this program
could be used to aid
in engineering
decision
making.
Cleanrooni parameters such as temperature,
humidity and particle counts were obtained
and
plotted.
INTRODUCTION
There are a variety of situations when decisions concerning
change are involved.
You will need to make an evaluation if some
new process method or policy has instituted a genuine change over
the existing one.
In certain
situations a change may appear
overwhelming, and it’s often an open and shut case that something
is different.
In other cases however, it may appear that some
improvement has been made, but it’s not an overwhelming
change.
It
is these situations
where decision ma~::ing becomes more
difficult.
A decision to endorse or institute a new procedure or
process in such a situation, based on data from a small amount of
samples,
can be tricky business
(1).
A second
important
situation
is to know when a process has changed significantly
from its average operating point, so that steps may be taken to
remedy the situation.
Also,
the source of the change must be
determined as being either random Flucuations or actual
changes
in
a manufacturing
process such as of deterioration of machine
parts or mistakes of employees (2).
Statistical quality control
methods allow us to obtain
maximum benefit
out
of production
and inspection data and at
lower cost. In statistical quality control the “process”
that
is
to be studied may be, a single fixture or element of a machine, a
single human being or a single motion performed by a human being;
a piece of test equipment or a method of measurement or assembly.
In
its narrowest
sense,
the term
“process”
refers to the
operation
of a single cause.
In its broadest sense it may refer
to the operation of a very comple>:: “cause system”(3).
Many quality
characteristics
cannot
be
conveniently
represented numerically.
In such cases, each item inspected is
classified as either conforming to specifications on that quality
characteristic
or nonconforming to specifications.
Quality
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characteristics of this type are called attributes.
An example
of quality characteristics that are attributes are the proportion
of nonfunctional semi—conductor chips in a production run.
This
paragraph
is presented
for informational purposes only as this
type of quality control will not be included in this study to any
major degree.
A single measurable quality characteristic,
such
as a
dimension, weight, or volume, is called a variable.
When dealing
with a quality characteristic that is a variable, it is standard
practice
to
control
both the mean
value of the quality
characteristic and
its variability.
Control
of the process
average or mean quality level is usually done with control charts
For means, or the x—bar chart.
Process variability or dispersion
can be controlled with either a control
chart for standard
deviation called the S chart, or a control chart for the range,
called the R chart.
The R chart is more widely used.
Usually
separate x-bar and R charts are maintained for each variable of
interest
(dimension,
volume or weight).
The x and R (or S)
charts
is one of the most
important
and
useful
on-line
statistical process-control techniques.
One of the principal benefits of control charts is that
it
is possible to determine scientifically, just where a process
should run.
Control charts tend to make the jobs of technical
people easier.
In addition, charts have a definite knowledge of
the capability of the machine or process.
This means that
they
have better answers to the questions which arise when something
goes wrong.
Also, they are one of the simplest methods
for
dealing with large amounts of sequential information.
Fluctuations in data obtained are caused by a
large number
of minute variations or differencesi
differences in materials,
equipment,
atmospheric
conditions,
the physical
and
mental
reactions of people.
It
is possible to study differences by
means of simple calculations based
on well—known statistical
laws.
8y
making use of certain equations,
derived
from
statistical laws it is possible to calculate
“limits”
for any
given pattern.
If a pattern is natural, its fluctuations will
fit
within
these
limits.
If a pattern
is unnatural,
its
flucuations will not fit these limits.
Almost any process will benefit by a control chart program.
Presented
below are some general guidelines which prove helpful
in implementing control charts.
1.

Choose the proper “type” (variable or attribute) of
control charts.
2. Determine which process characteristics to control.
3. Determine where the charts should be implemented in the
process.

These guidelines are applicable to both measurement and
attribute control
charts.
However, control charts are not just
For process surveillance as they can used as an active,
on—line
method for reduction of process variability.
Several methods From statistics are availible to aid in the
study of change.
The
st-test”,
which tests the differences
between two means, and the F—test, which tests the differences
between two variations, enable an engineer to decide, to a degree
of certainty that is selected by the engineer, whether or not a
genuine difference exists between one set of data and another.
In the fabrication of semiconductor devices these decisions can
be quite crucial.
EXPER I MENTAL
Five wafers were obtained and each was coated with Shipley
njicroposit
1400—27 resist.
Wafer
1 (control wafer> was coated
using a spinspeed of 4000 rpm for 40 seconds, wafer 2 was coated
using
3000 rpm for 40 seconds and wafers 3-5 were coated at 4000
rpm but for 10, 20 and 30 seconds respectively.
The wafers were
soFtbaked
at 90 C for 20 minutes and exposed with approximately
6.0 rnj/cm2 of energy.
Please note that all
wafers were exposed
for the same amount of time and energy.
The resist was patterned
with the RIT/AMI resolution mask
and the resulting
linewidths
(spaces and
lines)
were measured
on the Nanoline III in the
cleanroorn facility.
The measurement programs used were nanoline
internal programs (ESP 4 and 5) and the 40x objective was used.
For all wafers the 5 urn and 25 urn resist line and space patterns
were measured.
Also, 10 die per wafer were measured starting one
die in from the edge an moving colurnnwise down 10 die towards the
flat
of the wafer.
Thus, a total of 40 measurements per wafer
were obtained.
The t—test program was tested by comparing the average
resist
linewidth of imaged wafers 1 and 2.
These two wafers had
diff~r~nt thicknesses of resist due to different spinspeeds but
they were given the same exposure.
In theory, the average
linewidths should be different, the extent of the difference and
its significance can be determined by the t-test.
The F—test program was tested by comparing the resist
linewidth uniformity of
imaged wafers 3,
4 and 5 coated for
different apply times.
In theory, the wafers spun
for the for
the
least amount of time should have the worst resist thickness
uniformity.
Therefore,
these wafers should have the worst
linewidth uniformity.
The differences
in variation can
be
determined and compared with the F—test.
RESULTS/DISCUSSION
First of all it should be noted that no linewidths could
be
obtained
from wafer 3.
Therefore, the results from wafer :3 have
been omitted.

The results of the t—test performed on wafers 1 and 2 show
that
for a confidence level of 95 ~ that the mean linewidth, for
both the 5um and 25urn
(lines and
spaces)
was significantly
different.
The results of the F-test performed on wafers 1 versus 4 and
1
versus 5 are tabulated below.
A yes in the right most column
indicates that there was significant linewidth variation between
the wafers.
F-TEST RESULTS OF WAFERS 4,5 VERSUS 1 BY MASK LINEWIEITH
MASK
LINEWItJTH

SPIN
TIME

F-TEST
RESULTS

4
4
4
4

5
5
25
25

LINE
SPACE
LINE
SPACE

20
20
20
20

SEC
SEC
SEC
SEC

YES
NO
YES
YES

5
5
5
5

5
5
25
25

LINE
SPACE
LINE
SPACE

30
30
30
30

SEC
SEC
SEC
SEC

YES
YES
NO
NO

WAFER

It can be seen from the above table that the only case in wafer 4
where the linewidth variation was not significantly greater than
the control (wafer
1) was for the 5 urn space.
It can also be
seen that
for wafer 5,
the
linewidth variation of the 5 urn
features ~aried significantly more than the 25 urn features when
compared tà wafer
1.
Control chart results for wafers 1 and 2 for the 25 urn lines
and spaces are presented on below.
X-BAR CONTROL CHART OF 25 UM RESIST LINEWILITHS AND LINESPACES
BY POSITION FOR WAFERS
1 ~ND 2

—.-~

•

a....

iVS.2SPAC

•

-

I VS.
2 LINE
t~.ilL~
T
•

~A~E-51~SIB7

—

/
LQ.

LQ.

Wafer 1 versus Wafer 2
25 urn resist spaces

Wafer 1 versus Wafer 2
25 urn resist lines

—

—

77.4’

—

The x-bar control chart plots of the 25 urn linewidth
(lines
and spaces)
readings from wafers 1 and 2 show how the control
chart can be used in conjunction with the statistical
tests to
make appropriate decisions.
The first 10 readings on each chart
are from wafer number 1 and the next 10 readings are from wafer
2.
The dramatic
change in linewidth is accentuated when using
the control chart technique.
In
addition,
the control
chart
shows a trend in linewidth measurements 9 and 10 for both wafers.
These measurements were taken near the flat of each wafer.
Since
the
increase
in
linewidth (decrease for spaces) occurs on both
wafers, it seems likely that this may be a mask problem.
In
other words,
rows 10 and 11 of this mask may have above nominal
linewidths.
A problem like this may not be as easily seen if the
data is presented as a group of numbers.
As examples of monitoring
cleanroom parameters,
control
chart results for the cleanroom temperature by area for the last
3 weeks of April are presented below.
Out of control
conditions
are circled.
CONTROL CHARTS OF CLEANROOM TEMPERATURE BY FACILITY AREA
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The current cleanroom temperature specification is /~4 ±. 2 C.
The specification limits were not included on the charts in order
to avoid confusion during interpretation.
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CONCLUSIONS
The conclusions from the t-test and F—test experiments show
that the results agree with the theory.
The real value of the
t—test and F-test comes from the type of conclusions that can be
made.
Furthermore,
it
can be seen from the control chart data
that data presented in
this fsahion
is highly
informational,
simple to interpret and quick to understand.
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COMPARISON OF SILICON DIOXIDE FILMS
By
Brian J. Bluff
5th Year Microelectronic Student

ABSTRACT
This experiment compared oxides grown at 950 C for 135
minutes and 1100 C for 15 minutes in dry 02. Two different 5iZe
capacitors were fabricated with gate areas of .0tOO ci~ and
.0225 cm~ . The films were compared by capacitance
voltage
measurements. It was found that the 1100 C process yielded a
flat band voltage shift of 1 volt less than the 950 C process.
—

THEORY [1]
As a high frequency voltage, superimposed on a dc bias, on the gate of
a p-type MOS capacitor Is swept from —10 volts to •10 volts, the cap
acitance makes the transition from accumulation, through depletion, and
into the inversion region. In accumulation the negatively biased gate
attracts majority carriers, holes, to the silicon
silicon dioxide inter
face. The accumulation capacitance is the maximum capacitance and approx
imates the actual oxide capacitance (Cox) of the fabricated device. Cox is
found below to be,
—

(Eo)(E~iO2)(A)
Cox—
X

—

Uhere Eo(=8.85 E—1~ F/cm) is the permittivity of free space, Esio2(=3.9) is
the relative dielectric constant of silicon dioxide, A is the gate area,
and X is the silicon dioxide thickness.
Inversion occurs when the positive gate bias is large enough to shift
the Fermi-level at the surface from the bulk value, below the intrinsic
level, (El) to the same position above Ei. In other words, at the surface,
the p-Si has a voltage induced n—region. In inversion, the depletion width
is a maximum because any further increase in gate voltage is compensated
for by minority carrier generation and not increased depletion region

width.

The observed capacitance is the series combination of the depletion

capacitance and the device capacitance.

The inversion capacitance is,

(Cox)(Cs)
Cmv

-

_________

Cox • Cs

where Cs is the semiconductor capacitance.
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BIT C—V PLOT PROGRAM.
ci’cox
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Figure 1 shows a plot of the ideal capacitance
voltage measurements
for A = 0.0’tOO cm2 , .and X = 650 A. The substrate model used to simulate
this plot was p—type (100), 6.29
8.51 n—cm. As can be seen from
Figure 1, Cox = 212’t pF and Cmv
L~95 pF.
—

—

~

I~E~: O,Q’WOcxn

Shifts in flat band from the ideal value can be caused by metal semi
conductor work function differences, interface traps, fixed oxide charge,
and mobile ions. In order to measure flat band shifts one normally
measures the shift from the ideal capacitance at zero bias. However, as
discussed later in this paper the low values of Cox obtained in this ex
periment forced redefinition of flat band shift ( ~Vfb). Flat band was
defined for the O.O’sOO cm2 gate capacitor as the shift frnm 1200 pF and
for the 0.0225 cm2 gate capacitor as the shift from 600 pF. These values
were choosen for convienence and were consistant through the experiment.
EXPERIMENT
Monsanto p-type (100) 6.29
8.51 .r~cm boron doped wafers were cleaned
using a standard RCA clean. The lot was broken into 4two groups and
thermally oxidized in dry 02. Group 1 was oxidized for 135 minutes at
950 C. Group 2 for 15 minutes at 1100 C. Ellipsometery measurements were
performed indicating the thickness of both films to be 550 A. Next Al was
deposited and patterned to form the gate of the capacitors. Two different
size capacitors were fabricated, 0.0~i00 cm2 and 0.0225 cm~ . At thispoiflt
high frequency capacitance
voltage measurements were performed. Problems
in obtaining good capacitance
voltage curves led to the decision to add a
ohmic back contact. The wafers were next cleaned using a standard RCA
clean and stripped of the backside silicon dioxide. Immediately following
the oxide strip, the backside of the wafers were coated with Al and sin—
tered in forming gas at Lt50 C for 15 minutes. Finally, the capacitors were
tested using high frequency capacitance
voltage measurements.
—

—

—

—

******

GRAPH

LI L ~

PLOT
Vczriab1~1t

CAP(PI~

VS2
—Vs2
LinQar sw~~p
0000v
Start
1. 0000V
Stop
IJO4OV
StQp

I.-’

Constant

10E32

0~
Do

VOLTS

0

2.000/div

••_la. Do
C V)

;i

*****

GRAPHICS PLOT
VortobiQia
VS2
—Vs2
L1n~ar swGQp
StorE
• 0000V
Stop
1.tJ000V
Step
•0040V

c~P

Constants.

4:-

C
VOLTS

a2.000/div

10.00
C V)

F~g3; j~:O.Ol25 cm2

Fig 2; P~O.Ot~iOOcmZ

-~q5oc

-V=~’ooc.

RESULTS
Figures 2 and 3 show typical high frequency capacitance
voltage
curves for the A = 0.0400 cm2 950 C and 1100 C capacitors. Comparing these
plots with the ideal curve (fig. 1) indicates that Cox experimental was
considerably less than Cox theoretical and that the 1100 C process yielded
a larger flat band shift than the 950 C capacitor.
—

The fa~tt that Cox experimental was less than Cox id~a1 is unexplained
at this time and requires further investigation. Because of the Cox dis
crepancy , ~ Vfb had to be redefined (see the experimental section) so that
measurements could be obtained on the straight line portion of the curve
between the accumulation and inversion regions.
Table 1 compares Cox, Cmv and Vfb with the ideal, 950 C, and 1100 C
capacitors for A = 0.0400 cm~ and A = 0.0225 cma . As can be seen from
these results the 1100 C process had a smaller flat band shift for both the
large and small capacitors. By using the 1100 C oxide over the 950 C oxide
the flat band voltage shift was observed to decrease by 1.01 volts and 1.81
volts for the large and small capacitors respectively. This observation
indicates that the 1100 C oxidation is preferred over the 950 C oxidation.

A
IDEAL
Cox (pF)
Cmv (pF)
Vfb (V)

212%
‘196
0

=

I

0.0400 cm
950 C

A

1100 C

1322
1522
355
422
—3.3? —2.38

IDEAL
1194
274
0

T~BLE~L
25

=

0.0225 cm

950 C
808
22’s
-3.86

1100 C
976
250
—2.05

CONCLUSIONS
Preliminary results show the 1100 C oxidation srperior to the 950
oxidation. However, problems with Cox experimental versus Cox
theoretical shows that more research is needed in this area.
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DESIGN OF AN ION IMPLANTATION PROCESS MONITORING CHIP ON I.C.E.
AND PROVIDE A METHODOLOGY FOR EVALUATION OF TESTING RESULTS.
by
JOSEPH J. BURKIS
5th YEAR MiCROELECTRONIC STUDENT
ROCHESTER INSTITUTE OF TECHNOLOGY

ABSTRACT
A
test
chip
has
been
designed
for
experimental
use
in
determining
and
maintaining
the
operation
of
an
Ion
Implanter.
The structures on this chip
provide information on the Implant processing
and post Implant annealing.
Implant dose
will be monitored using van der PAUW [1]
structures,
implanted
resistors
and
comparison of threshold adjusted MOSFET with
adjacent
non
adjusted
MOSFET.
Surface
effects end annealing information will be
taken from analysis of gated diodes [2).

I NTRODUCT ION
Ion ImplaDtation Is the introduction of accelerated high energy
dopant ions into a semiconductor substrate. Subsequent annealing
is needed to diffuse these impurity ions and restore the crystal
quality.
Ion Implantation is an alternate and more controllable
method of introducing impurities into a silicon substrate than
diffusion.
It differs from solid, gas and spin-on sources in
that the impurities are not introduced at the solid solubility
limit of the impurity. Aside from the greater control of doping,
Implantation offers higher purity
and
dose
levels
than
conventional
solubility techniques.
This improved method of
introducing impurities requires testing and monitoring of implant
dose controllability and post implant Annealing effects.
A test chip has been designed and layed out
on
I.C.E.
(Integrated
Circuit
Editor)(*)
to
characterize
an
Ion
Implanter(**).
This
chip
contains
devices
to
monitor
resistivity, which indicates dose, and surface effects such as
capture cross section of surface generation and recombinatiOn
sites, charge storage in the oxide, bulk regions and interfaces
and depletion region effects. The chip will be used to determine
the capability of the Implanter upon start-up , to determine the
processing capabilities enabled by the Implanter and provide a
means for future experiments involving Implantation at RIT.

*

I’~

I.CE. is an in house computer system for the generation of masks
Rochester Institute of Technology recently received a Varier’ Ic
ImplanterfrOm EASTMAN KODAK CO in March 1987.
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CHIP DESIGN
The test chip contains devices to monitor
three
primary
parameters for Ion Implant processing. These three parameters
are surface effects, sheet resistivity and low dose implants.
The first parameter is surface effects. A gated diode [2) as
shown in Figure 1 will be reversed biased and the reverse leakage
current as a function of gate bias characteristics (Figure 2)
will be used to determine the optimum anneal.
In Figure 2 we see
an additional current contribution, i(s). This added current to
the metallurgical
leakage current,
1(m),
Is a result of the
depletion of the bulk region under the metal gate.
This
depletion of the bulk region allows additional trap sites and
Imperfections in the lattice to contribute to the reverse leakage
In the diode. A design of experiment involving different anneal
processing to minimize the i(s) current addition would optimize
the anneal.
As seen in Figure 1 the n-bulk region is an
implanted region. This is to ensure the depletion of a region
that has been implanted and damaged by the high energy tons. The
two diode regions can be reversed to see the effect of anneal on
p—type bulk regions.
~VERSE LEAI(AGECUPRENI IN A GATED DIODE

c.

=

e

0

~rn

.zlo.(’eooA)

Figure 1

Figure 2
Reverse Current
Through A
Gated
Diode
-

Gated Diode

-

The second parameter to be monitored is the effect of a low dose
implant.
Often times it is very difficult to control end even
detect a low dose implant. The method proposed on this chip is
to place two p-type MOSFETs (Figure 3) “back—to-back”, use a low
dose implant to do a threshold adjust on one of the transistors
and
monitor the capacitance-voltage shift between the two
dev I ces.
CRPAC I lANCE VDLTRGE CURVE ~DR ?1DS~ET
UVtCT5 ~ TIf~c~rG..O l~JJ5T leG l.41

SOD

~TtV2.

d1uSt

Figure 4
Capacitance
Voltage Plot For FEI’
-

Figure 3

-

MOSF~
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The reason the two devices are placed in close proximity is to
eliminate any difference in resistivity of the bulk region. The
expected capacitance-voltage curves and the equation relating the
voltage shift to the implant dose are shown in Figure 4. The
oxide capacitance can be measured or calculated from the oxide
thickness.
The final parameter to be monitored is the sheet resistivity.
This will be done using two different devices. The first is the
van der PAUW £1) structure as shown in Figure 5. A known current
is forced the leads and the voltage is measured on the opposite
side. The equation given is basically a “V=lR” with a pi/1n2
term which relates to the mathematically derived spreading
resistance of the symmetrical device. The “k” is a constant that
will be determined and is a function of the I.C.E. generated van
der PAUW and the actual processing of the structure (i.e.
It Is
a fine tune of the equation). This “k” value can be determined
using a center-tap resistor as shown in Figure 6.
The equation
given shows the sheet resistivity to be equal to the difference
in resistance from the full length of the resistor and half the
length of the resistor, multiplied by two and divided by “N”
which is the number of squares from points “a” to “c”.
These
structures are designed such that the number of squares from
points “a” to “b” are half that of “a” to “C”. This resistivity
can be compared to the van der PAUW resistivity to determine the
value of “k”.

~[_.‘,

~

~

Figure 5

Wi2

-

I

Van Der PAT-TN

O

RHO,:2 [Rec.Rt~)/N

Figure 6

-

Center Tap Resistor

In addition to these structures implanted resistors , a vertical
NPN transistor and a lateral
PNP transistor are included to
monitor the effects on actual device yield. For exampie, as the
anneal
Is optimized the gain of vertical NPN transistors may
shift as a result of different heat cycles at anneal.
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RESULTS
Figure 7 is a diagram of the I.C.E.

generated Implant test chip.

gated diode
Figure 7— Ion Im.Ianter Test Chip
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CONCLUS IONS
A chip design has been provided to monitor the Ion Implantation
processing.
This chip will be used to determine the capability
of the Implanter upon start up, to be stepped in on product
wafers using the irnplanter to monitor the Implant processing
effect on product yield ,in future labs at Ru
to introduce
students to Implant processing and process monitoring and control
and finally for research.
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POST EXPOSURE SILYLATION OF A POSITIVE PHOTORESIST

By
Steven D. Carlson
5th Year Microelectronics Student
Rochester Institute of T chnology
ABSTRACT

A silylation process employing hexamethyldisilaZane
(HMDS) as a silylating agent was examined as a
method of combining the high resolution c pabilities
of a multilevel resist and the process simplicity
of a single layer resist scheme. Atmospheric
pressure vapor phase silylation and liquid phase
silylation were performed on Kodak 809 Micropositive
resist. The vapor phase silylation did not result
in ignificant alteration of the etch characteri tics.
The liquid ph se silylation was performed for several
HMDS concentrations in Freon. Liquid phase silylation
was shown to provide significant etch electivity upon
exposure to an oxygen plasma.

INTRODUCTION
Because of the difficulties encountered with c—beam,
x—ray and other non—optical lithographic t chniques such as
low throughp~jt, sensitivity of resist materials and
difficulty in obtaining adequate masking materials, methods
have been developed to extend optical lithography well beyond

its perceived limits. By using multilayer technology,
optical lithography has been extended into the submicron
range. The problems associated with optical lithography such
as standing waves, reflective notching, planarization~ bulk
effects and step coverage have been lessened by varying
degrees through multilevel photoresist systems. In trilevel
systems a spin on glass can be used between a thin imaging
layer and a thick planarizing bottom layer. The spin on glass
is used as a dry etch transfer mask using plasma nisotropic
etch. While these trilayer systems are theoretically capable
of extremely high resolution, there are significant
processing problems that can be encountered due to the
process complexity associated with three layers and multiple
exposure and etch steps. Careful control of the etch steps is
required to achieve the high resolution desired. The
inorganic middle layer makes the possibility of successful
reworks due to patterning problems very small.Bilevel systems
offer a somewhat less complex processing schedule while still
resulting in improvement over single layers. The dded
complexity of two photoresists and formation of interfacial
layers however, still presents some added processing
difficulties. The formation of interfacial layers between the

cD

thin imaging resist and the thick planarizing layer can prov
to be a significant problem jn etching and stripping of the
photoresist. There are several variations of the bileVel
scheme available ~ each with its advantages over the
traditional single level systems. Most bilevel systems
consist of either a PCM (portable conformal mask) setup or
employ the use of contra t enhancement or antirefl*Ctiofl
layers. All of these systems provide for increased resolution
over single level resists. There is ,however, procesS
difficultie associated with each system that ha prevent d
them for the most part becoming standard procedures in
manufacturing on a large scale. Control of the multiple etch
and/or multiple exposure steps is r.quir d as in trilevel
systems. The interfacial layers and poor thermal stability of
contrast enhancement materials and some of the planariziflQ
layers used further adds to complexities of bilevel systems.
The ideal system would combine the advantages of
multilevel schemes with the simplicity of single layer
systems. This combination can be achieved by u ing a
silylation proces . A photoresist is first exposed and then
treated with a silicon containing vapor or liquid. There is a
differential diffusion of the silicon containing material
into exposed and unexposed regions of the resist. The resi t
is then exposed to an oxygen plasma causing the silicon to be
converted into silicon dioxide. This silicon dioxide layer
acts as an etch mask against dry development. The result is a
negative tone resist pattern. Because only the upper part of
the resist needs expo ure, the problems associated with
single level re ists are nearly eliminated while the
increased r~solutiOfl of multilevel systems can be achieved.

Figure I.
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EXPER IMENTAL
Hexamethyldi ilazane (HMDS) was used as th silylating
agent. Kodak 809 Micropositive was the resist chosen.
Silylation was investigated using HMDS both s a liquid and
vapor. The substrate u ed was b re silicon. All wafer were
coated with approximately 1.4 microns of resist and exposed
with a high pressure mercury vapor source.The processing
schedule is given in table 1.
Table 1.
Spin coat HMDS (33% in Fr on)
000 rpm
Spin coat 809 (1:1 in 809 thinner) 6000 rpm
Hot plate bake
90 C
Blanket exposed (high pressure Hg source)
Silylated using liquid or vapor
Exposed to oxygen plasma

20 sec
30 sec
I mm

Several parameters were investigated, etch rate vs. ilylation
time, etch rate vs HMDS concentration, and the effect of
different levels of exposure on the degree of silylation. To
investi ate the effect of expo5ure on silyl tion, the
exposure dose was varied from 0 mj/cm2 to 270 mj/cm2 or from
no exposure to maximum exposure to expose the entire
thickness (approx. 1.4 microns).For the vapor phase
silylation the substate w s heated to a temperature of 70 C
and HMDS vappr was introduced into the reaction chamber and
allowed to diffuse for times ranging from 5 minutes to 30
minutes. For the liquid phase silylation both the substrate
and the HMDS were heated to 70 C again by using a hot plate
set up. The concentr tion of HMDS was varied from 100% to 5%
in freon and silyl tion carried out for 5 minutes for the
liquid phase silylation comparison of etch rate vs HMDS
concentration. The procedure followed for the liquid
comparison is iven in table 2.
T ble 2.
Blanket expose wafers
i4Omj/cm2
Heat wafers to 70 C
Heat HMDS to 70 C
Expose liquid HMDS to wafers 3 mm
Rinse DI water to remove excess HMDS
Oxygen p1 sma
The HMDS was diluted with freon to give the following
concentrations of HMDS ; 100% HMDS, 75% HMDS , 60% HMDS, 40%
HMDS, 20% HMDS, 10% HMDS, 5% HMDS.
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RESULTS/DISCUSSION
For the liquid phase silylatlon comparison of HMDS
concentration vs etch rate discrimination the etch rate of
exposed and unexposed silylated resist is compared for each
HMDS concentration. The re ults are shown in figure 3.
Figure 3.
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From the graph it can be seen that while there is a ~2crease
in etch rate for each concentration as compared to the values
obtained for unexposed unsilylated resist, the difference
between the etch rates of exposed silylated r sist and
unexposed silylated resist is very small for the higher
concentrations of HMDS. This will not provide any
discrimination between the two areas and thus yield no
lithographic image after plasma developm nt. When the
concentration is reduced to 10% HMDS there begins to be a
de ree of discrimination. At this level the discrimination is
close to 1.5:1 betwe m unexposed and exposed resi t. At 5%
HMDS the discrimination ris s to 2:1. While this is enough of
a difference to provide an adequate lithographic p ttern, the
high film loss of the exposed region (50%) may require
unreasonably thick resist co tings to achieve adequate
ma king during certain processing steps. A possible
explaination for the lack of discrimin tion when using higher
lIPIDS concentrations is that at these concentrations the
diffusion of the silicon containing materi 1 is too
aggressive to provide for any diff rential diffusion into
tither unexposed or exposed region.
For the comparison of etch rate vs silylation time,
both liquid and vapor phase experiments were conducted. The
result of silylation time vs etch rate are hown in figure
4.
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Figure 4.
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From the graph it can be seen that there is no apparent
silylation occuring when the vapor phase is used. Because the
vapor pha e silylation was performed at atmospheric pressure
there may not have been a high enough concentration of the
silicon containing materi 1 at the wafer surface to provide
for any degree of silylation. For the liquid phase silylation
it can be shown that liquid silylation occurs very rapidly.
This would indicate that in order to achieve tight process
control using this method car ful monitoring and control of
silylation times is essenti 1.
Exposure vs etch rate is plotted in figure 5. to
compare the effect of exposure on silylation.

Figure 5.
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From this graph it can be shown that exposure dose is related
to silylation degree. For very small exposure doses there is
no apparent silylation. The etch rate decrease for increa ed
exposure until an exposure of l4Omj/cm2 is reached. After
this the etch rate stays approximately the same. The reason
for this result may be linked to thedegree of photobl~~ChiflQ
of the resist in the exposed areas. As the exposure is
increased there is a higher percent ge of the photeactive
compound that is reacted. At l4Omj/cm2 the increase in
exposure has little effect en the etch rate. This may be
accounted for due to the silylation only takin place in a
thin surface layer rather than throughout the entire re 1st
thickness. B cause of this, the photoreactiofl in this surface
area may be complete at or near l4Omj/cm2
SUMMARY

Post exposure silylation was found to produce a
reduction in etch rate of an exposed area of resist as
compared to an unexpo ed region when exposed to an 02 plasma.
It was shown that exposure, rca ent concentration, and time
are all important process variables. Because of its relative
simplicity when compar d to multilevel systems silylation
processes could be advantageous to produce high ~esolutiofl
lithographic images as most of the deleterious optical
effects can be eliminated with this approach. Low pressure
vapor phase silylation may be shown to be the best method for
achieving good process control and discrimination as liquid
phase silylation is very aggressive. A possible problem is
the difficulty in measuring the extent and uniformity of
silylation prior to etching.
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IDERS TO ASIC
by
Kevin Clukey
5thyear Microelectronics Student
Rochester Institute of Technology

The conception/completion/distribution of an Integrated circuit
idea is the heart of HSIC (application-specific Integrated circuit )
technology. Completing the transformation of an idea to the design
before the market window closes is the designers greatest concern.
The evolution of sophisticated computer-aided design tools has
enabled functional simulation of analog end digital together within
hours. H description of the latest software methodologies is presented
through an eHemple of a possible RSIC implementation.

Sometimes the most perfect ideas come at just the wrong
time... end sometimes they don’t. in the microelectronic industry,
timing is everything. One of those Hewiet Packard ‘What if’s’ could be
the answer to success. Innovative ideas have a lifespan that
technology can take advantage of. There can be no waiting for a
response from Ihe patent office, the decision to sell the idea or build a
facility to anticipate product demand must be done quickly. Present
technology has made it possible to deliver complicated It’s in less
than one month- application-specific integrated circuits just waiting
for an Idea. Engineers can organize parts once available only
discretely, Into systems uniquely defined to a specific function. H
product whose physical size limitations would have made it impracticle
previously, can be condensed into a homogeneous unit.
The Increasing availability of process technology for building
chips with design rules of 1.25 urn and less has made available a
generation of digital chips that Integrate a daunting number of circuit
functions. Rs chips grow more highly integrated, they look more and
more like systems than components. Sophisticated design, simulation,
end layout tools are required to meet the demands of high density
Integration. The revolution created by the world of computer-aided
design Is gluing designers far greater fieHibility in implementing an
idea.
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Application-Specific
Integrated
Circuits
(ASIC)
are
computer-customized semiconductors tailored to the unique
applications of customers. Considered the fastest growing segment of
the semiconductor industry, RSICs will account for at least $10 billion
in sales by 1990, end represent more than 25 percent of the entire
semiconductor industry. Continued success In ASICs will be limited to
suppliers who recognize the value of computer-aided design (CAD)
tools. User-friendly Integrated design tools will allow the production
of a wide range of circuits- from a few thousand gates of logic to the
Integration of compleK computer systems (microprocessor, memory,
logic) onto silicon.
—

Three digital ASIC design methods have evolved; metal mask
programmable gate arrays, cell-based solutions, end a concept known
as silicon compilation, with the object of producing designs from high
level description.

~k~D air~ ~

xrn~lD.)DQ ~$t~ ~irrr~j~~ require one

masking operation for Interconnections by which chip performance is
determined. They consist of prefabricated arrays of standard logic
g tes structured for use as RAMs, RUMS end Multipliers. They are the
simplest and quickest to manufacture but usually consume the largest
amount of silicon.
~flD—Q~z~cIJ UDOfl~ixi~ are usually semi-custom to full custom
layouts of eech component In the library requiring sophisticated
simulation routines to guarantee desired operation the first time. They
tend to be most efficient in silicon consumption end are usually limited
by process technology or package considerations.
~ll)fl~Lxri ~EU~tT~ are knowledge based systems which can
Incorporate the above solutions into a fluent arrangement. They are
distinguished by their fleHlbiiity. A designer might need an arithmetic
logic unit, a register file, a shifter and other elements to work at a
specific clock rate within a number of busses. The compiler would
arrange an efficient layout using both gate arrays and cell-based
solutions.
All three design methodologies have been incorporated into a
Modular Design Environment TM which accomplishes system-scale
Integration. This new generation of CAD system Integrates schematic
entry, behavioral simulation, multi-chip simulation, end floorplanning
into a single system design capability.
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ii1~ ~iaxinkir~ir L!A~jW

~U~i&L~UiU~

~ ~1D2l7~J Is probablLj the most difficult pert of the

process requiring the user to master a series of commands in order to
Input the design. VLSI circuits require very accurate modeling of the
interconnections. Each first or second level metal segment, pie,
contact, and polysilicon gate Is calculated, and Individual
Interconnection delays must be analyzed. HCMOS (High-performance
CMOS) technology can support tens of thousands of sub-nanosecond
gates, but interconnection delays can be appreciable with very high
circuit speeds, fine line metelization, and large chips.
1~1DflcDtN!1fl &~flEflXUi~tflcDtD~ Circuits are described and simulated
at a higher level than at the individual component level. Simulation
times are reduced because system port parameters representing the
combined effects of the components require far less storage and
compilation time. Physically reellzeable networks of macrocells and
megacells replace detailed circuit descriptions.
~KnD2fl~3ti~ifltj’ ~fl nO. OCDtl~ A designer must be able to simulate a
number of Its together. The present high power 32-bit workstations
run at 2-5 MIPS (million Instructions per second) with a capability of
synthesizing an entire system simulation in less than an hour.
~ The designer must confirm the feasibility of
laying out the desIgn In the desired chip size and verify that the
resulting delays are satisfactory.
A desigoer must choose whether to Implement the entire design
on one chip or split It up into several chips. The Design Assistant ~
enables the designer to make basic tradeoffs early in the design cycle.
The purpose of the Design Assistant Is to provide a quick, easy route to
developing a product from the basic take-off point—a tool for
noneHperts who need eHpert results.

The Design AssIstant has two major components; namely
analysis and technology.
fI1D~t1~J~fl~ requires the designer to enter the number of supply
voltages, the operating frequency and so on. The Design Assistant
compiles a list of what is known about a single chip or each chip in a
multiple-chip design. This Information Is passed to a second part which
searches the library for possible equivalent cells end package
Implementations collecting all the information a human eHpert would
need in order to evaluate the range of alternatives.
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The Vc~I1btntDOiD~J file contains the algorithms for estimating
routing, determining which pad sets to use, selecting packages,
estimating power dissipation, assessing sizes of various floor plans,
and ruling out odd chip configurations.
The Design Rsslstont • aids i/ia 05/f designerin making cost 1116
feasitii/ity tradeoffs by protilding feedback on chip size and pLWIei
packaging aIternatii’ei~ reiatii’e cost, and perfonliance Douglas
Fairbain, vice president VLSI Technologg at San Jose, Calif.
“-

Rslc designs which require combinations of analog and digital
components have relied on simulation models such as SPICE in
conjuction with simulation sgstems described above. Spice makes a
series of approHimations as the progr m models each individual circuit
component. When Spice looks at an analog circuit It models the
behavior of the devices as If evergthing Is working properig
eliminating the abilitg to identifg Incorrect Input. The program
Indicates when an opprOHimatiOfl converges but this requires dogs or
weeks of computer time for large designs.
Sierra Semiconductor has recentig introduced en analog
behavioral modeling sgstem which uses a Thevenin equivalent
configuration representing compleH combinations of analog circultrg.
Nodes or pins in digital sgstems need to represent a 0, 1, unknown or
tristate condition. Rn analog node, bg contrast, must possess qualities
such as source resistance, load resistance, and continuous values of
voltage and current. Thevenin equivalent blocks allow foster
simulations of ~naIog and digital networks together.

~i~it,I~id~

*The Modular Design Environment Is a proprietry CAD system from LSI

Logic Corp.
The Design Assistant is a proprietary CAD system from VLSI Technology Inc.
•The Sierra Simulator Is a proprietary CAD component from Sierra Semiconductor
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~uiweIi~rng d compact disc Into u~ra rniye ~~ie iiitegr~tIufl
would enable monumetal computing abilities without the bulk of the
laser end drive assemblies. This could renovate the audio marketplace
og ene~iing a compiete aigitai euaio sustem to oe contaifleG In a
cassette case.

Further Investigation led to the developement of a mature Idea
with two major stumbling blocks. Over 2 billion bits of Information are
required to digitize en average album. Most eHperts agree that the
levels of memoru Integration will reach 1 bIllion before the turn of the
centurg. The limitations Imposed bU present process technologg will be
I proved b~ direct use of ASICs in the manufacturing environment. The
other problem is that few companies can Incorporate analog end digital
sUstems together, but confidence In new simulation procedures
promise the eHpedIent modeling necesseru to Insure first time success.
\V%I1~1

I

~IIBttiiflJLtiiUJthiI

I
I’

Imcw

I

I

Digital music Is a serial progression of notes constructed from strings of ones and zeroes.
At a stereo sampling rate of 44.1kHz (22.5kHz per channel) with a 12-bit note size:
74 mm ,~ 60 sec , 44.100 sanioles x 12 bIts - 2,349,648.000 total bits:
mm
second
sample

300Mbyte Memory

After perusing mane publications (see reference list), two
competetiLJe companies equipped to design and fabricate
application-specific integrated circuits eKist. These companies have
demonstrated abilities to design end fabricate monolithic
application-specific Integrated circuits In less than one month using
sophisticated user-friendig design tools end state-of-the-art
processing. The Modular Design Environment from [SI Logic and the
Design Assistant from VLSI Technology con integrate compleK computer
sgstems (microprocessor, memorg and logic) onto silicon. Sierra
Semiconductor, has Introduced hardware which can model analog and

digital circuitrg simuloteneoUsig.
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LAT~AL TRANS I STOR GAIN CALCULATI ONS
BY
ThOMAS A. ESTELLE
5th Year Microelectronic Student
Rochester Institute of Technology
ABSTRACT
The gain of lateral transistors is calculated with
a program entitled “LATERAL’. This program uses a
profile generated with SUPREM II, and calculates
the depletion region edges and the built in
potential for the diffused junctions. The effects
included are the base width narrowing due to the
applied bias and recoinbination in the base.
The
results are compared with measured gains, and show
good agreement. The effects of lifetime in the
base are seen to show a large affect on the
calculated gain.
INTRODUCTI ON
The gain of lateral transistors is an
important
parameter to consider in the design of integrated circuits.
They are used as active loads and are present as parasitic
transistors.
These transistors need to be characterized in
order to allow proper design.
The program “LATERAL” was
created to model a simple lateral transistor to obtain the
gain as a functions of the physical base width, doping, and
applied bias.
With this program a designer can determine
the gain of lateral transistors for layout and circuit
design.
For a general review of numerical analy5is see
reference El].
Lateral transistors are often produced concurrently
with vertical transistors and the processing parameters are
optimized for the latter. The doping profile is determined
by these parameters and is modeled with a program such as
SUPREM II. Therefore the program for the lateral gain
calculation uses an output file from SUPREM II for the
doping profiles.
The built in potential and depletion
widths are obtained through a solution of Poisson’s equation
at the depletion edges, and the gain is obtained by
evaluating an expression for the collector and emitter
currents [2).
The expressions also include effects of
recombination in the base region as a result of relatively
long base widths, and base width narrowing due to the
applied bias to the collector/base junction.

The final evaluation is a comparison of the gains
measured on single—diffused lateral transistors with values
calculated with “LATERAL”.
E~CPER II~NTAL
The program “LATERAL” consists of several algorithms
which calculate the built in potential and depletion widths
described by the solution of Poisson’s equation at the
depletion edges. Poisson’s equation can be expressed as:
1kfrev,fia~.
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for use in a computer integration algorithm.
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with Sinh(Nb/Lb) and Coth(WbILb) being the recombination
factors E2].
The appendix contains flow charts for the
“LATERAL” main program as well as for the “DEPLE’rION”
subroutine to demonstrate the array manipulation used in the
calculations.
The gain is
calculated
configuration and is equal to:
Beta
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Base width modulation is also included in the calculations
to show the effect of the reverse bias of the collector/base
junction. This was included as usually the base region is
the substrate itself with relatively low doping which tends
to increase this effect.

For this program it is important to note that the
doping profile for the collector and emitter is the same.
This is a valid approximation for the 12L logic fabricated
at RIT, and for most other lateral transistors encountered.
RESULTS /DISCUSS ION
Shown below in Figure 1 are the calculations of the
built in potential and depletion widths as a function of
computer iteration number. The profile for this calculation
was a step junction and the resultant built in potential and
depletion width exactly match those predicted from the
equations for a step junction [3):
FIGURE 1: Calculation of depletion widths and built in
potential for a step junction.
(a)
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In Figure 2 the results of the EMCR34O class are shown
along with curves generated by the program “LAT~AL”. As
can be seen the gain is dependent on the lifetime in the
base.
FIGURE 2: The calculated gains for EMCR34O class. Various
lifetimes are shown.
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A typical value for the lifetime is 100 ns, and this value
for the lifetime did give close agreement for two of the
measured gains.
By adjustiflg the lifetime the results
agreed with the other measured gains, but this may not be
the only factor involved in the discrepancy seen.
This
effect of the lifetime in the base was jnvestigated with
“LATERAL”, and the results are shown in Figure 3.
FIGURE 3: The gain as a function of the lifetime in the base. The
lifetimes are 500.100,50aTld 10 NS.
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These results show that the lifetime does affect the gain of
the lateral transistors and should be considered in future
experimental work in order to determine the approximate
values and investigate this dependence in detail.
The effects of applied bias were investigated
result& are shown in Figure 4.
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FIGURE 4: The gain as a function of applied collector/base bias.
GAIN tAPPLIED VCB BIA~i

xJJ~cT1cJ4—

—I-0

~

0

1.03k,.’)

BRSC b~1DTti

0
4
$
•
~
I
~PL1Efl Y~ ~1fi5 (voLts)

ID (u—I

I

00

II

The applied bias has a larger affect on the gain than
expected.
A possible explanation for this is that the
zuobilities in the base region were modeled as being ideal.
The free carriers generated in the depletion were neglected
which will remain valid for low level in~ectiOfl.
With
increasing applied bias this approximation gives increasing
error. The same discussions also apply to the gain as a

A-/i

function physical base width seen in Figures 2 and 3. The
results for relatively large base widths agree well with the
measured gains, but the gain increases rapidly below five
microns.
It is believed that the effect of nonideal
mobility in the base region is the major cause of this
discrepancy. A model including these nonidealitites in the
calculation of the base width would give better results for
high applied bias and small physical base widths.
CONCLUS I ON
The gains measured by the EMCR34O
class
showed
reasonable agreement with the results obtained from the
program “LATERAL”.
The relationships that need to be
inve5tigated include the lifetime in the base, and the free
carrier mobilities in the base region.
Additionally the
base width narrowing could be obtained by a direct solution
of Poisson’s equation and the “LATERAL” program was written
to allow this type of modification. One final note is that
a program “bug” was unfortunately found and involves the
reading
in of the doping profile.
The program will
occasionally hang up and to correct this the spacing of the
doping profile (dysi), and the depth commands for the SUPREM
II input deck can be varied until the profile is accepted by
“LATER.AL”

ACKNOWL~GE~NTS
Mike Jackson and his EMCR34O class for their results,
and Mike for his time and patience. John West for his
algorithm’s for the manipulation of the SUPREM II output
files contained in the senior research project “PIPE”.
REFERENCES

El). Kurata, Mamoru. Numerical Analysis for Semiconductor
Devices, chap 3, Lexington Books, 1982, Lexington, Mass.
RIT call * tk7B7l.85,kB3
£2). Nuedeck, Gerald. Modular Series on Solid State Devices:
Bipolar Junction Transistors. Addison-Wesley Publishing
Co., Reading, Mass. pp 22,2B
£3). Nuedeck, Gerald. Modular Series on Solid State Devices:
The PN Junction Diode. 1983, Addison-Wesley Publishing
Co., Reading, Mass. pp 26,27

DIFFUSION STAINING TECHNIQUES
By
Benjamin 6. Eynon, Jr.
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
Cross—section staining of p—type diffusions was
investigated. The method employed a stain formulation of
Diffusion depths of 1.9 microns were delineated and
photogr phed using a scanning electron microscope.
INTRODUCTION
There are several methods of determining the diffusion
depth of dopants into silicon. The groove—and—stain method
provides a quick, rough estimate of the diffusion depth, but
lacks accuracy due to the error associated with it. This
error results from the three measurements that must be made
in order to take one reading (see Figure 1) :
1) M, the distance from top to bottom of the diffusion
trench,
2) N, the distance from the bottom of the diffusion to
the opposite edge of the trench,
3) D, the grinding wheel diameter.
~

~.4 ~i~&

I
~
Figure 1
All of these measurements are made by the “best guess” of the
operator and are not really accurate. If it is necessary to
know the exact depth of the dopant into the wafer, another
method must be used. This new method was chosen to be the
cross—section stain. The accuracy is greatly improved by this

method since only one measurement is made and it is made with
a scanning electron microscope (SEM).
Cross—section staining can be broken down into three
techniques (1) :
1) Electrochemical displacement plating
This method creates a visible discoloration of p—n
junctions after elactrochemical plating takes place.
The p and n regions provide differing electrochemical
potentials which facilitate adequate decoration. The
problem with this method is that the time it takes to
set up the electrochemical cells and power supply is
long.
2) Oxidation—reductiOn reactions in silicon
Highly oxidized areas will also be visible under the
microscope. If the stain formulation is such that it
is a good oxidizer, the doped areas will be decorated
enough to be measured under a microscope. But, when
the geometries get very small, it is difficult to see
the difference between the n and p regions since
their masses differ only by a few parts per million.
Using an SEM won’t help much either because there are
no physical edges at the p—n junction.
3) Differential etch rates
Once understood, the method of differential etching
provides the sharpest and most reliable images. Here,
the stain used is really a removal etchant. The
etchant attacks the doped region at a greater rate
than the bulk silicon because the dopant—siliton
bonding energy is lower.
In the case of an n—type
wafer doped with boron, the etching ion attaches
itself to the boron much more rapidly which
facilitates the removal of silicon in the doped area.
Care must be taken so that overetching does not occur
otherwise upper layers will collapse onto the desired
diffusion region.
Once the region has been properly
stained, the SEM delineates the diffusion by
highlighting the edge created at the p—n junction.
This edge effect causes an increase in secondary
electron emission which provides the contrast needed
for a good SEM image.
The chemical reactions that take place in a removal etch
are as follows (1) z
Oxidation
Complexation

Si

+

(0)

)-

Si02

Si02

+

6HF

~

SiF~

5O

+

2H20

+

2H

The different1~ etch rate method was chosen for
research because of its high potential for the RIT ~~tegrated
circuit fabrication lab.
EXPERIMENT~~
Three n—types 3
8 cm, <100> wafers were coated with
Allied Chemical Boron B—150 spin—on dopant. The chosen spin
peed and spin time (3002 rpm for 20 seconds) resulted in a
thickness of about 5000 A ~~cordiflg to the S-150 data sheets.
A 35 minute diffUsi0fl was performed at 1150°C ~fl air ambient.
Since the presence of the oxide formed from the S—ISO during
diffUsiofl will be necessary to serve as the upper barrier for
the diffusion depth measUreme1~t~ it was not 5tripped.
—

The above process parameters were fed into the SUPREM II
process ~0delliflg program in order to obtain an estimate of
the diffusion depth.
One wafer was used specificallY for groovea
—stf’
~~~SUremet~t5. Several attemPts were made in which the
grooViflQ time was varied. The stain formulation was one part
HF, two parts HNO3~ and twelve parts acetic acid. Light was
also used during the staifli~Q procesSTwo diffUsiofl stain formulations were chosen for the
sake of comPari50~~ Stain A was made up of four parts HF,
four parts HNO3, and two parts water. Stain B was made up of
three parts..HF~ five parts HND3~ and three parts acetic acid.

~E

6~JQ3

~ ~~!!2~

A

40

40

20% Water

S

27

46

27Y. Acetic

The nitric acid serves as the 0~idiZing agent and the
hydroflU0~C acid serves as the ~ompleXi1~Q agent for both
stain formUlati0~~5.
The two major differences between stains
A and B are the concentrations of the const~t~’~ and the
type of motoring
gent used.
One wafer was cross_sectioned into sixteen samples
suitable for SEM use. Eight of the samples were used for
Stain A and the remaining eight were used for Stain B. Each
sample was immersed into a plastic beaker containing the
correct stain. SampleS 1
8 had stain times of 1, 3, 5~ ~
~o, 15~ 20, and 30 seconds respectively for both stain
formUlati0~’S The five—second and ~ stained
samples were mounted at an angle on the stud so that an edge
view could be obtained in the SEM.
Once the image was
establi5~d~ a photo was taken at a magflificatb01~ of 2000.
—

RESULTS
There were discrepancies between the three methods used
to find the diffusion depth. Table 1. shows each staining
method and the resulting diffusion depth obtained :
Table 1
Method

~~ti Lct~!2~2.

SUPREM II
Groove/Stain
Stain A
Stain B

3.5
0.4
1.9
3.0

SUPREM II did not seem to be very reliable concerning
this process because there were some values called for that
could not be calculated at the RIT facility. Assumed values
were used in hopes that they were chosen correctly, but the
3.5 micron value is most likely incorrect.
The groove—and—stain method was also highly inaccurate.
Tb decorated areas had extremely ragged edges which made it
very difficult to m ke accurate measurements.
Stain A yielded the most accurate and the most precise
results. The concentration of HF was sufficient to keep SiO
from forming and to ensure proper delineation for the SEM.
Repeatable results were observed with this stain and the
diffused area can be seen easily (see Figure 2>.
,~-‘
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Figure 2

Stain B showed signs of over_oXidatb0T~~ This was
evidenced by the fact that the diffused regioflS were etched
minimally and the ~ernaifliflg surfaces were overly deCOrateth
There are two factors that could have caused this. The first
was due to a dilution effect resultinQ from the large amount
of oxide on top of the diffU5~0I~ regiOfl. This extra oxide
consumed the HF from the stain local to the diffusl0fl which
decreased the silicon removal rate. The second factor was due
to SiO formation around the diffused area (1~~ Since there
was too much oxygen in the vicifl~tY~ the yield from the
reaction forming BiD was greater than the si1icon_~m0~1al
yield. The result is a false delineation over ~on—diffU5~
siliCOfl due to the SiO spreadifl~.
SUMMARY
The 3:5:3 mixture of HF, HND3~ and acetic acid showed
signS of over_oxidation which resulted in inaccurate
diffusion depth meaSUremeT~t5 The t.:4:2 inixture of HF, HND
and water was found to produce ~jgh_qUalitY stained images in
the SEM for stain times of around five seconds. This process
could be used to help standardize the groove_and_stain
method, to calibrate new and existiflQ equiPments or to
tabulate values that would be fed into SUPREM II.
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INTEGRATED INJECTION LOGIC
By
Mark Gi-abosky
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
Since Integrated Injection Logic was developed in 1972, it
has found applications in LSI memories, microprocessors, digital
wrist watches, AID and 0/A converters, and other custom IC’s.
The characteristics of a typical IlL gate are comparable to those
of CMOS devices.
Propagation times as low as 63 ns and power
consumptions as small as .01 mW per gate have been achieved in
well developed IlL processes.
The major benefit that IlL has over other logic families is
its relative simplicity.
A standard IlL process only requires
four masks, (base diffusion, emitter diffusion, contact cuts, and
metallizatiofl).
No isolation is required for an IlL process thus
no epitaxial layer is needed nor is ion implantation or localized
oxidation.
IlL gates were processed as part of a double diffused bipolar
project.
Functional tests were performed on NOR and AND gates as
to examine aspects of the design and processing.
Suggestions for
improving device characteristics for future IlL designs are also
g i yen.
INTRODUCTION
Integrated Injection Logic is much like Direct Coupled
Transistor Logic.
In appendix A, Fig. 4.13—1 thru 4.13—4 show the
evolution of IlL circuits from DCTL.
The major advantage of using
IlL over DCTL is that IlL makes use of a merged transistor design
that saves real estate on the chip.
Also the relative simplicity
in circuit design makes the layout of an IlL gate very easy.
From
figure 4.13-3 to figure 4.13—4 in Appendix A note that the pull up
resistors Rb have been replaced with PNP transistors with common
emitters and bases.
This is done to reduce the large space
required to fabricate the resistors on a chip.
Because the circuit design calls for a PNP transistor to be
connected to an NPN transistor and since the base of the PNP is
connected to the emitter of the NPN and the collector of PNP to
the base of the NPN, the two transistors may be merged together
and share like diffusions as illustrated in figure
1001 A.
Input

B
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10
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.c1J
Injector
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Injector

B

Vertical n-p—n

Figure A
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I

T- 25C

1001

1
10 100
~ injec~ot curre~t mA

Figure B

The emitter of the lateral PNP is referred to as the
injector.
It is biased thru an external resi5tor, R1r~r to a
positive ~~pplY voltage.
By ~djUStin~ the value of Rxr~3’ the
pr0pagatb0~~ times can be made faster at the expense of power
consUmPtbo~~~
Figure B showS a plot of p~opagatboT~ delay time as a
functi0fl of the injector current for the Texas Instr~.~m~t SBPO’~OO
IlL chip.
THEORY
To have a successful ilL process for LSl circuitS where a
large number of gates will be cascaded togeth~’ it is ~~cesSary
for each to have a current gain of at least one.
Consider the
circuit in figure C.

Figure C.
If the ~NP lateral tranSistOlS are considered as constant current
sources then the small signal
ICN gain can be expressed as:
1.

Gain

=

lb1

_BetaN

=

Thus if Beta ~5 less than one, the small signal gain of the chain
will be degraded with each stage until it cannot be
from the ~a~kgroumd noise.
If Beta is greater than one, then
digital operati0fl of the circuit will be from a high state of Vbe
to a low 0fVce sat, regardless of the number of stages in the
circuit.
However, the NPN vertical transistors in an ilL circuit
operate in reverse mode, 50 high gains are hard to come by.
Let’s examine the gain for a reverse mode NPN vertical
transistor.
The gain can be found from the minority carrier
concentrations under active biasing.

N

P

~

?~bCo)
Pea

Ab
—

—

ba.SC.

£ ~c

Figure D.
ted from the emitter into the base can
The electron current injec
be expressed as:
2a

Jn

q 0mb _.-(~bflb°~
dx

9~milarly~ the hole current flawing from the base intO the emitter
can be expressed as:
3a.

3p

=

q Dpe

dx

5-3-

In the regions where the base width is short, (the width of
base is less than one diffusion length), electrons injected
the emitter into the base will diffuse across the base with
recombination.
The electrons are quickly swept away at the
collector junction by the reverse biased field.
Thus the
concentration gradient in the base will be linear and since
many orders of magnitude less than nb(O) under bias:
d
nb(O)
nbO
2b.
———(nb—nbO) =
=
~
dx
Wb
Wb
Where nbO
Thus:

=

the
from
no
base—
nbO is

ni~/Nb
q Dnb ni~

2c

=

.

C~

Wb Nb
And considering the collector area:
q Dnb ni~
2d.

I

~
Wb Nb

For the hole current in the emitter, since the width of the
emitter is greater than the diffusion length, (Lpe), the charge
gradient at the emitter—base junction can be shown as:
d
pe(O)
peO
3b.
———(pe—peO) =
=
e~ ~‘~~“<‘
dx
Lpe
Lpe
Where peO =ni/Ne
Thus:
-

q Dpe ni~
3c

Jp,.,

.

=

~

‘.‘~‘

<~

Lpe Ne
And considering the base area:
qDpeni~
~d.
lb
Ab
~
Lpe Ne
And
Ic
4.

Bet

Ne Dnb Lpe Ac
=

lb

Nb Dpe Wb

Ab

By examining equation 4 one can manipulate the prDcessing
conditions to get a good gain.
However, since the vertical
transistors are operating in reverse mode, the substrate is the
emitter and the doping profile will look something like figure E.
‘4 ‘

I!I~

11~

~

~

F

~

Thus, as a ~~n5eqUd1~~ of the geometries9 Nb must be greater than
Ne and Ne/Nb is less than one.
However, this 5hoUld be made as
close to one as ~05sib1e.
Note that when a low boron
concefltratbon is required~ after a long ~~jvei~~ and 5~b5eqUent
oxidati0ns~ the surface in the base region may become dep1et~ of
boron.
This problem may be avoided by doing a double boron
diffusion.
After doing the base dr~ve—ir~, the wafer may be
remasked with the base mask and a second, very short, predePosit
of boron may be done before proceed11~~ with the process.
Looking at the ratio Df Dnb/DPe from figure F, shows that the
~jffu5iVity ratio is favorable.
For Ne2.0ElS~ Nb=1.0El~
Ne
5.

...__-=0.2
Nb

Dnb

32

Dpe

12

Lpe is determined by the emitter doping conCenttb0~
Ne2.0ElS~ The diffU5j0~~ length Lpe is:
6.

For

LP_=2Oum

How small can we make the base width?
The base width is
limited by the punchth~ voltage.
Punch thrU0CC~S when the
depletion width of the B—C junction extends across the entire
width of the base.
it can be determined as follows.

£ rio.X
NDc

figure G
dE
__——(base)
dx

7.

Emax

q Nb

dE

=

Emax

esi

8.

dx
Nc+Nb

Vce

=

Wdc

esi

Nc

Wb+WdC

9.

=

~

Wb

q Nb

.5 Emax ~

Thus ~cmbifli1~g eq. 7,8,afld 9:
2 ‘Jceo esi Nc
10.

~.j1,

q

mm.

For a lOv source L~Jb mi”. ~jll be 1.OBum.
The maximum gain from
equation ~ using the values from 5,6, and 10, will be:
(1) (32) (20)
Ac
11.

Beta

~5)

(12)
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(01)

Ab

=

10.67

DESIGN RULES
When designing the physical layout of an IlL gate, one should
obey the following ground rules.
1.
2.
3.
4.
5.
6.

All collectors should be square.
The space between collectors should be Md.
The width of the base diffusions should be Wc + 2Md.
The contacts to the injector rail should be at the end of
the injector diffusions so that the base diffusions need
not extend beneath the injector metallization.
Injector rails should be placed between each base
diffusion.
The emitter/substrate contact should be N+ doped and
should be made large as to minimize its resistance.

Where:

Wc
Md

=

Topographical collector width
Minimum dimension allowed

If the Ground Rules are obeyed, the ratio of areas may be found
from:
Ac lAb
(Wc

2Md)[Nc(Wc

+

+

Md) +L.Jc)

For Wc = 30, Md = 10, and Nc = 4, Ac/Ab
.095 and Beta = 1.01.
Therefore to get a gain of one or greater, no more than four
collectors per transistor should be fabricated in this process.
EXPERIMENT
To test the function of IlL gates that had been fabricated as
part of EMCR65O, the gate shown in figure H was chosen.
The
circuit consists of a NOR gate and an AND gate.
Upon testing the
logical operation of the circuit using Ro = 330K, R1~,
1K, and
Vs = 5 volts.
The data in figure 6 was obtained.
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Figure 11

ED
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RESULTS AND DISCUSSION
The on voltage of the NOR gate was measured to be 4.0 v.
This drop of one volt across R out when the transistor should be

off is due to the NPN transistor leakage current.
The higher than
expected output of about two volts observed when the output should
be low is caused by an internal emitter resistance of 550 ohms.
(see appendix B)
This was determined by examining Vce at 1c0.
At VceO, dVce/dlb = 550 OHMS.
Notice that the collector current
is negative until the collector voltage becomes greater than the
drop across the internal emitter resistance.
This is a big
problem and should try to be avoided by making the emitter contact
big, N+ doped, close to the gates~ and ~jnteriflQ well.
With this
emitter resistance presents one can never achieve a low state of
zero volts.
Also the leakage current is quite significant when a
supply voltage of five volts is used because of the low breakdown
voltage, VceO
6 volts.
The breakdown voltage is low due to the
high doping concentration of the base.
The gain of the reverse mode NPN was only .08.
So the
logical voltage swing is degraded with each stage.
This is seen
from the voltage swing of the AND gate which is lower than the
swing of the NOR gate because the AND gate is a two stage device
while the NOR gate a one stage device.
CONCLUSION
The reason why the gain is so low in this circuit is that the
doping of the base in those devices was high, about 5.0 E16, and
=
.087.
Appendix C shows the doping profiles as modeled by
SUPREM and the gain calculations.
Please note that this gate was
processed along with discrete transistors with goal of obtaining
high forward gains.(APPend~ D)
However, the results are encouraging.
Although the voltage
swings~ from logic one to logic zero, are small, they are
definitely present and in correlation with the expected operation
of these gátes.
If the IlL gates are more carefully designed and
the processing is performed to get high reverse mode gains~
functional LSI IlL gates should be no problem.
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APPENDIX A
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COMPTJ~ER CALCULATION OF BIP0t~~ i~p~NSISTOR CURRENT GAIN
USING T~ TRANSISTOR IMPURITY DOPING PROFILE
By
5th Year MicrOelectr0~c EngiTleer
Rochester Institute of ~echnO1ogY
James Her1flafl0W5~

ABSTRACT

A new program, B~A, will calculate
a
one_dimefl6i0Tl~ vertical transist0E current gain
using a. modified Gummel approach El],
whiCh
incorporates heavY doping effects in the emitter
such as band gap ~arroWiflg E2).
~t is assumed
that the base transPort factor is equal to one,
that the transistor is operating at intermediate
current levels, and that the minority carrier
lifetime in the emitter is greater than
10
nanoSec0~~’
The gain will be calcUlat~ using
inforiflatioTi from the impurity doping
profile
generated
by SUPREM II.
Prelimin~Y results
indicate that this approach will give resultS with
l~s5 than 25~ error.
INTRODUCTION
The common emitter forward current gain is a bipolar
transistor parameter which is necessary in order to accurately
simulate many linear and digital circuit ~esigfls.
It also
necessary to understand the effects that processing variations
have on the current gain in order to obtain better control of its
value.
The common emitter current gain of planar transistors,
operating at intermediate current levels, is ~jrectly related to
two terms. These are the emitter injection efficiency and the
base transport factor, both of which are very close to unity. The
~jmjting term for modern traflsist0rs, whose base width is very
narrow, is the emitter injection ~ffjCienCy
The gain of the
transistor is
BEI~A

=

GAMMA / ( 1

-

GAMMA )

(1)

where B~I’A is the common emitter transistor current gaifl~ and
GAMMA is the emitter injection ~ffjciency. This assumes the base
transport factor, ALPHA, is 1.0.

(-3

It has been demonstrated [1], that the calculation of the
emitter injection efficiency must take into account the effect of
bandgap narrowing. Bandgap narrowing is caused by heavy doping,
and is given by
~EG

=

22.5 (N/l0~l8)~il/2) meV

AEG

=

162.0 (N/10A20)A(l/6) meV

C N < 1OA1B )

(2)

( l0’18 < N < 1.2k lO~20 ) (3)

where ~EG is the bandgap narrowing.
It should be noted that
equation 2 is valid only at 300 Kelvin, [2). Heavy doping reduces
the energy required to produce an electron-hole pair. This causes
an increase in the intrinsic carrier concentration [3).
nie’2

=

ni”2 cC EG/(KT/q))

(4)

where rile is the effective intrinsic carrier concentration, and ni
is the intrinsic carrier concentration.
It has been shown, El) that for a normal transistor the gain
is independent of the minority carrier lifetime in the emitter if
this lifetime is higher than 10 nanoseconds.
This criteria is
normally met for silicon with a deep level impurity concentration
less than l0’~l5/cW’3. Under this condition the current transport
equations in the semiconductor may be directly integrated yielding

BETA=

j

(((ND(x)—NA(x))/DP(x))(ni/nie)”2 ) dx

--~

J

(5)

nbc. ( (NA(x)-ND(x))/DN(x) ) dx

where ND(x) is the donor concentration (a.ssuming NPN transistor),
NA(x) is the acceptor concentration, DP(x) is the diffusion
constant for holes, DN(x) is the diffusion constant for electrons,
x is the distance into the wafer, where X equals 0.0 at the
silicon surface, ni is the intrinsic carrier concentration, ne is
the
effective
intrinsic carrier concentration, Xeb is the
emitter-base junction depth, and Xbc is the
base-collector
junction depth.
The numerator is the emitter Guminel number
modified by the term (ni/nie)”2, and the denominator is the base
Gummel
number
El).
A similar equation is used for PNP
transistors.

BErA=

J
--n,

(((NA(X)~t)( )),DN(x))(ni!nie)2 ) dx

/ ~‘b’

(6)

( (ND(X)-NA(X))~~ ) dx

The result of the above equatiOfl~ is that a one_diTDefl5b0n~
BETA may be calculated from the transistor impurity profiles
because DN, DP, m~i, and nie depend only on temperature and the
transistor impurity profile.
EquatiOflS 5 and 6 assume that the
base transport factor is unity, that the device is operating at
intermediate
current levels, and that the minority carrier
lifetime in the emitter is greater than 10 nanosecOnds
~~p~RIMENTAL
BISIM, E5) is an RIT introductory educational computer
program
which
models
the
the
doping
and
performance
charaCteri5t~s of NPN transistors and calculates among other
things the common emitter current gain. However, the simplified
models used in BISIM, such as Gaussian impurity profile5~ and an
ideal bandgap ~~rOUghout the device, tend to result in an
inaccurate calculation of the common emitter current gain.
The authors of reference 1 have calculated the common
emitter current gain using equation 5. The values for (ni/flie)”2
used in their calculations are from ~4J, and the transistor
impurity profiles used are assumed to be Gaussian. It is believed
that these-tW0 approximations lead to the 2.7% to 26.6% variation
between the calculated and the measured values of the current
gain.
A new program, BETA, has been written to numeriCally
integrate
equation
5
or
6 to obtain a one dimensional
approximation to the common emitter current gain.
Program BETA
Uses an impurity profile generated by the process simulation
program SUPREM II
,16) to replace the Gaussian distribution
apprOXimatb0~
Equations 2, 3, and 4 are also used to calculate
the effects of heavy doping on the emitter profile.
RESULTS /DISCUSS ION
Programs BETA and BISIM were used to calculate the common
emitter current gain of a bipolar transistor with the impurity
profile shown in Figure 1.
The gain of the transistor calculated by BETA is 154. The gain of
the same transistor calculated by BISIM using an emitter Gumu~el
number of 1.1 x iO’13, is 12. The actual transistor has not yet
been fabricated and tested but it is believed that the measured
gain would be close to 154.

(0.5

Although program BETA is useful in calculating a bipolar
transistor current gain from the transistor doping profile, there
are limitations to its performance. Program BETA does not at this
time calculate the depletion widths at the emitter-base, and
base-collector junctions.
The boundary between the
emitte
neutral region and the emitter space charge region, XebA, coul
then be used to replace Xeb in the numerator of equations 5 and 6.
The same is true for the boundary between the base space charge
region and the base neutral region, )~, which could be used to
replace Xeb in the denominator of equations 5 and 6.
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CONCLUSION
A working program, BETA, has
calculate a common emitter current
impurity profile distribution.

(0k’

been
gain

written
from a

which will
transistors
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DESIGN AND MODELING OF AN ADVANCED CMOS PROCESS
By
John G.Hock
5th Year Microelectronics Student
Rochester Institute of Technology

ABSTRACT

An advanced
designed.
II software
depths, and

ten level five micron CMOS process was
The process was modelled using SUPREM
to calculate doping profiles, junction
threshold voltages.

INTRODUCTION
Sortie of advantages of CMOS over other
integrated circuit
technologies
include
lower power consumption, better noise
irrniunity,
and higher packing density(1).
A ten
level
polysilicon self aligned gate CMOS process using an n-well
was designed.
Self aligned gates reduce the cost
of
processing and
increase device performance by reducing the
number of masking steps and
allowing
smaller transistor
geometries while reducing parasitics.
The use of an n-well
allows for optimization of the NMOS perforrnance(2) since the
NMQS device
is built
directly
in the uniformly doped
substrate.
As a result, the CMOS devices will be compatible
with
current NMOS technology.
Similarly,
the threshold
voltage of the PMOS device can be tailored to specification
by selecting the doping for the n-well.
For a process using silver halide masks, it is possible to
produce a ten
level
five micron advanced poly-gate CMOS
process.
The advantages of developing such
a process
include the ability to build
more complex circuits, and
perhaps
fabricate circuits currently
being
built
in
industry.
The use of silver halide masks instead of chrome
limits the minimum critical dimension to five microns due to
the silver grain
size,
but
is much more economical and
practical for a university environment.
To layout the general process, a series of cross—sectional
drawings of the device must
be made.
Figure
1 is an
illustration of the final device cross-section (see Appendi::<
1 for detailed description).
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FIGURE 1.: Cros5_SectI0I~ of typical CMOS
Letters (A-E)
indicate cross~5
analyzed using SUPREM 50ftware.

~ IMPLANT
N-WELL

profiles

tiona1

matched NMOS
doped, shalloW
The basic ~~qUireTh~~ts of the process were 1) voltage in the
and PMOS threshold ~~ltageS,
2)
heavilY
junction sourcedr’~’5~ and 3) high threshold
field rigiOfl.
To obtain miniflIUTTI power consulTipt ion and maximum noiSe
imniuflitY threshold voltages of the P and N channel FET must
be matched.
The first step towards rnatching the threshold
voltages
is
jnsuriflQ the n-well is lightlY doped.
A low
~hOSPh0r0u5 dose and long drive-in
is requireth
However,
the junctiofl depth shoUld not exceed eight microns 5ince the
lateral diffLt5i0I~ will affect packing density.
For fine
tuning,
a boron threshold adjust
implant
is
included.
~dding p-type impurities to both N and F
channels raises
both threshold ~~ltages, thus alloWiflQ their magnitudes to
~onverg~
ttue to the nature of the 5~~f_aligfled proce5s~
the N+
sourcedra~ receives both
a p+ and N+
implant.
As a
result, it becomes difficult to obtain the necessary heavilY
doped sourced~”5
A balance must be obtained such that
the F’+ implant is heavy enough to make a good sourcè_dra~n,
but not
so heavy that it cannot be counter doped by the N+
implant.
The high teniPerat~e anneal and drive-in are done
at the same time to rriaintain the shallow junction depths.
To prevent the ~0ssibilitY of f~rrning
a parasitic
chaflfl~
under a metal or polY run in the field regiofl, a thick field

oxide is grown.
However, the thick oxide alone only raises
the threshold voltage slightly above the rail voltage.
For
further protection against parasitic turn-on, a boron field
threshold
adjustment
implant
is required.
This increases
the p-type doping under the field regions and hence the
threshold voltage of the unwanted device.
DESIGN
Prior to modeling the process a rough
estimate of final
junction depths, and doping concentrations are established.
Reference 3 served
as a guide For choosing processing
parameter that
would approach the desired result.
These
values were then written into a SUPREM
input
file.
Each
region (A-E) shown in Figure 1 must be modeled individually.
Given implant and high temperature oxide/drive—in parameters
SUPREM calculates doping profiles, junction depths, oxide
thicknesses
and
threshold
voltages.
E~ased
on
these
calculated values,
previously estimated implant doses and
voltages, and oxide/drive-in/anneal times and temperatures
are adjusted.
The above process is repeated until threshold
voltages
are
matched
at
approximately
1.5
volts,
source-drain
surface
concentrations approximately
1E19
atorris/cm2. with a junction depth of about
1 micron,
and
threshold voltages
in the field region of approximately 30
volts.
The flowchart in Figure 2 illustrates this iterative
process.

FIGURE 2: Flowchart illustrating modelling process

RESULTS/DI9C~~ON
Table 1
summariZes the actual
device 5pecifiCat10~~5 as
calculated
by SUPREM
(see AppendiX 2 for the detailed
~iniulatioflS)

REGION
(FROM FIG.
N+ S/ti
F+ 5/0
FIELD
NMOS GATE
PMOS GATE
N—WELL

(B)
(0)
(C)
(A)
(E)

GATE OXIDE
FIELD OXIDE

+
+

SURFACE
CONCENTRATION
(ATOMS/CM’3)

1)

=

TYPE

9.30E18
7.30E18
3.67E1é
2.79E1é.
1.39E15
1..39E15

JUNCTION
DEPTH
(MICRON)

N
P
F
F
N
N

THRESHOLD
VOLTAGE
(VOLTS)

1.12
.88

——
——

1

——

33.22
1.4€:

---

1

8.00

--

SOOA
12000A

TABLE i: Summary oF device specificati0~
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Gate oxide thickness and the doping profile under
are
the
critical
parameters
in determining
voltage.
Figure 3 shows the doping profile under
of both devices as calculated by SUPREM..

the gate
threshold
the gate

Before this process can be used in the RITs new factory
environment, it must be written in a production format.
The
resulting process sheets contain
step-by—step
instructions
to be followed by the processing operators (see Appendix 3)..
Unfortunately, since information on the operation of the
iniplanter an CVD system are not yet available, the process
sheets only include the raw
information
(i.e.
dose and
energy for implants, and film thicknesses for CVD).
Prior to processing, one should be aware that many of the
SUFREM calculations used to model this process are based on
internal default values that may not equal the actual values
obtained
in
lab.
These
include
impurity diffusivities,
oxide growth rate,
implant
impurity distributions,
and
segregation coefficients.
As a result, implant doses and
energies may need to be altered to obtain the precise doping
profiles specified in this process.
CONCLUSIONS
An advanced CMOS process has been designed.
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DESIGN OF AN ADVANCED CMOS PROCESS TEST CHIP
By
Williant J. Brockleh~~t
5th Year Microelect on~.c~ Student
Rochestet” Institute of Techflol0QY

ABSTRACT

An advanced ten level five micron CMOS test chip
was ~~signed.
Desigfl rules were establiSh~ and
layout
was completed with
~~tegrated
Circuit
Editor.

I NTRODUC~ ION
ComplittIel~t~’Y Metal
Gate Oxide ~echn0l0gY
incorporates
n-channel
and p-channel
field effect devices on the same
wafer.
CMOS devices con5U~TIe less power, have better flOjSC
immunitY, and higher packing densities than other integrat~
circUit_ ~
presently, an advanced CMOS process
is
i~ devel0P~t9flt
at
RIT.
This project ~0~~j~ts of ~~eating the preliminarY
design rules and ~~signinQ the test masks for this CMOS
process.
The process uses 10 ~askiflg levels to fabricate
five micron, self_aliQ~~9d, polygate CMOS devices on
N-type
wafers and features bimetal interconnect.
The design was created with the aid of an InteQrat~ Circuit
Editor
(ICE)
5oftware package presentlY available at RIT.
This required the creation of a control
progra~l
(CMOS.IC~
and aligrlflient
targets to allow for the 10 mask level 5urti
proceSS.

The actual design includes discrete MOSFETS with variety of
transistor length to width ratioSIn each case, CMOS gates
are ~esigfled with the length to width ratio of the PMOSFET5
three times greater than that of the complefllentary NMOSFETE.
This matches current drive ~apahility as electrons are three
times more mobile than holes.
The number of masks is reduced to ten by using self aligned
gates.
This practice also reduces device geometries and
parasitiCS.
PMOSFETS are built
in
an
n-type well
while
NMOSFET5 are built directly into a p-type subStrat~
O::.:.ide
and n-plUS guar’d rings surround the PMOSFET,
~5olating
it
from devices and reduciflQ the gain
of the lateral NPN
parasitiC
transiStQ~
This reduces the potEflt~~
for

73

latchup.
Consequently,
complementary NMOSFETs.

PMOSFETs are much larger than their

A thick field oxide is grown in all
non-active regions of
the chip.
A boron implant under the field oxide increases
the threshold of parasitic devices which may
form under
metal or poly interconnects.
NMOS and PMOS threshold are matched at
1.5 volts.
Supply
voltages are +5 volts and ground.
Parametric structures are
also included to evaluate the bimetal processes.
The ten photornasks are used to:
1] define n-well regions
2] define field regions
~] protect n-well regions

P

4] define poly gates and interconnect

~o~y

5] expose n+ regions
6] define contacts
7] define metall pattern
8] define vias
9] define metal2 pattern
10] clear bonding pads

DESIGN RULES
The 10 masks designed will be made with RIT’s present silver
halide
mask
technology.
The silver grain size limits the
minimum critical dimension to
five
microns.
When
chrome
mask
technology
is
developed at RIT, the minimum critical
dimensions may be reduced.
The design also allows for a five micron alignment tolerance
at
all mask levels.
This design rule was liberally made so
students who are not experts with the
exposure
system
can
align the masks quickly and still fabricate working devices.
Although this reduces
packing
density,
the
tradeoff
was
practical
for
a university environment.
Alignment targets
are defined by the first mask (define n-well regions).
All
subsequent mask levels are aligned to this first mask.
This design will
been run at RIT.

be used to test a process which has not yet
Estimates of the final junction depths are

necessarY to establish preliminarY design rules.
Targets
for these parameters were based on Reference (1).
~ithough
all impurities are
implanted,
beth vertical
and
lateral
diffUSiOn
~f
impurities occur during
5~bseqUent
high
terriperatLire processes
(drive
in,
oxide growth,
anneal).
SUPREM was then used to predict final juncticfl depths.
It
was assumed that the final vertical j~nCtiOfl depth ~5 equal
to the final lateral junction depth.

RESULTS/tuI5~S~ON
Table 1 summariZes the junction depths calculated by SUFREM

Table

j:

SUPREM junction depths
Junction depth

N we 1 1
N+ source/drain and guard ring
p+ source/drain
—

5- (>0 urn
1.12 urn
o.e.S urn

The qat? length is patterned
at 5 microns,
the rninirnU~1
critical
dimension.
The source/drain diffusions encroach
appro>::imat~Y 1 micron in from each side of the gate, so the
effective length of each gate is appro:<imatelY :3 rnicrOnS~
Three different gate widths for the NMOSETS are designed.
The gate
lengths are 10, 15, and 50 urn.
The PMDSFET gate
widths are each three time their NMQSFET counterParts.
The
gate
lengths are 30, 75, and 150 urn.
Con,pari5o~ between
gate widths should be made after fabrication.
Contact length is also designed
at the minimum
critical
dimension,
5 microns.
Contacts are surrounded by 5 urn of
metal on each side to allow for alignment tolerance.
The
width of each contact is maximized for individual devices.
This practice reduces contact resistance but does not
increase device size.
The inner
field
oxide ring
and the n-plus guard ring
surroufldiflQ the PMDSFETE are both 10 micrOn wide.
This is a
preliminarY design rule which should be enough to prevent
latchUP and should be j~veStigat~ upon fabrication.

~-15

Table 2

Design Rule Summary
5 urn
5 urn
5 urn
2.76 urn
3.24 urn
5 urn >:: 5 urn
10 urn x 10 urn
5 urn
10 urn
10 urn

minimum critical dimension
alignment tolerance
patterned gate length
effective NMOSFET gate length
effective PMOSFET gate length
minimum contact size
minimum via size

poly width
minimum metal 1 width
minimum metal 2 width

rhinlniurti

CONCLUSIONS
An advanced CMOS process design rule set and test chip
have
been
designed.
The
ICE process file is called CMOS.ICE.
The final 10 mask design file is called CMOSCHIP.CIF.
These
files,
along
with
the alignment targets,
parametric
structures, and individual devices have been submitted to

Mike Jackson.
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Stru~tur~ on the test chip

include:

1] Suni aligflrn~t targets For all mask

levels

polY contact chain array :
85 (lOum x burn) connected by 30urri metal 1
and poly segmentS.
* pads 11
12 [reSi5ta~~~

23 metal1

—

-

3] metal2
metal1 via chain array
E5 (bOurn x lOurt’) connected by 3Ourr’ metal 2
and metal1 segmentS.
* pads 10
11 tresi5taI~~
—

-

4] discrete NMOSFET : wll
* pad 1
[drain]
* pad 2 [gate]
* pad 3 [source)
53 discrete NMOSFET : w/l
* pad 4 tdraifl]
* pad 5 [gate]
* pad é. [source]

pad S [gate]

*

pad 9 [soLirce]

=

7] discrete PMOSFET : wil
* pad 1.3 [drain)
* pad 14 [gate]
* pad 15 [soUrce]

5O/5Wt’

30/SW”

=

8] discrete PMOSFET : w/l
* pad i& [drain]
* pad 17 [gate]
* pad is [source]
9] discrEte PMDSFET : w/l
* pad 19 [drain)
* pad zo [gate]
* pad 21
[source)

~77

(21)

25/5W”

=

~.3 discrete NtIOSFET : w/l
* pad 7 [drain]
*

1O/5Wt’

=

75/Sun’

=

150/Sun’

(5:1)

(lOt 1)

(6:1)

(15:1)

(301)

10] CMOS inverter gate : NMOSFET
* pad 25 [output]
* pad 26 [input]
* pad 27 [ground]
* pad 25 [+5 volts]

(2:1)

11] CMOS inverter gate : NMOSFET (5:1)
* pad 29 [output]
* pad 30 [input]
* pad 31 [ground]
* pa~ 32 [+5 volts]
12] CMOS inverter flate : NMOSFET
* pad 33 [output]
* pad 34 [input]
* pad 35 [ground]
* pad 36 [+5 volts]

PMOSFET

(15:1)

(10:1) PMOSFET

(30:1)

13] CMOS inverter ring oscillator :
15 inverters; NMDSFETs (51)
* pad 46 [+5 volts]
* pad 47 [ground]
* pad 45 [output]

7cc:

PMOSFET (6:1)

PMOSFETs (151)
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DESIGN AND FABRICATION OF A SIXTEEN BIT
PMOS STATIC RAM
by
Douglas J. Lange
5th Year Micrc~lectronics Student
Rochester Institute of Technology
ABSTRACT
This project is focused on fabricating a self containing
15 bit PMOS static RAM using 10pm minimum
geometries. The basic structure was designed
previously but changes had to be made to the CIF
files which contained the circuit layout. Diffusion
runs were added to allow for connections between
inputs /outputs and pads. Alignment marks were
also added. MANN files were generated, from which
reticles, and finally, the masks were made. The
process used to fabricate the SRAM was modelled on
SUPREM. SPICE was used to determine the
threshold voltage and read/write time. The circuit
was then fabricated and tested.
INTRODUCTI ON
One of the most important VLSI products is the memory chip.
Memory circuits form an essential part of any digital system.
Among memory chips, the random access memory (RAM) has
the highest component density per chip.

The more favorable

characteristics of RAMs are storage capacity, cost per bit,
physical size, power consumption, reliability, access time, and
cycle time.

Static memories have a higher cost per bit than

dynamic memories, but are favored for small memory systems
because they require a minimum of controls1.

An array of

storage cells, each holding 1 bit of data, are used to store digital
data in a semiconductor memory.
oc&

The storage cells are

flip-flop~ which consist of two c

scouPled inverteT5

Figure 1. STATIC MOS RAM CELL1

Bit I
line
-

Bit-O

Vdd

li~

In a RAM device, information can be put into and taken out of a
memory, and any of its address locations can be accessed in any
desired sequence with similar access time to each location.
is known as r

,4vnte memOrY.

This

A RAM consist of memorY

cells, an address decoder, a memory register1 and a readwrite

control.

Storage cells in a RAM can be fabricated with either

bipolar or MOS devices.

MOS technology uses fewer masking

cycles with higher compOnent d

sity and will therefor be

employed.

For a PMOS procesS the number of photDlith0g~~≠~ masking
cycles is four.

The first mask is used to define the source/dram

regions1 arid boron is diffused into lightly doped (100) ri-type
P1

silicon wafers (7—l2ohm—crn).

If the doping is tc~ light problems

may arise due to source-drain punch through.

The second

masking cycle is used to remove the field oxide from the channel,

and a thin high density oxide layer is grown to
di lectric isolating the gate.

e as the

The thickness of the gate oxide is

proportional to the transistor’s threshold voltage.

A low threshold

voltage will result in short transition times and faster circuits.
Therefore, the gate oxide thickness was targeted for

5ooA.

Transition times and threshold voltages were predicted with the
device modeling program SPICE. Mask number three defines the

contact cuts to the source/drain regions, oxide etch, and
aluminum deposition.

The fourth and final mask is used to

define the metal traces.

The run sheet used for processing is

shown in Appendix 1.

EXPERI MENT
The basic computer layout of the sixteen bit static

design

was started by John Schaller2 using an RIT produced program
call

ICE (Integr ted Circuit Editor).

of this project.

This was the starting point

After examining the layout design for errors,

alignment keys and input/output pad drivers are added to allow
for

ing on an automatic probe station, (see figure 2).

ICE file was then used to pr

The

uce a MANN file which contains the

information required to expose the reticles with the MANN
pattern generator.

The reticles were used to create the masks

needed for fabrication.

The times and tempertures of the lxrorL predeposit and drive-in
steps were computed using a process simulation program called

SUPREM, (see appendix 2).

SUPREM simulates the

admensionai changes occurring in a device structure along a
~r~ndicular to the surface of the silicon wafer.

Th

jy~forrnatiOfl provided by the program consists of the various

layers of materials in the structure, the distribution of impurities
within those layers, and th sheet resistivity of the diffused
regions.

The fabrication process followed the modeling of the

structure with SPICE and SUPP..EM.

RESULTS & DISCUSSION
Figure 2. STATIC

DESIGN LkYOUT

I
I—
.
‘p

I—

Some of the problems ncountered stem from the lack of a second
level metal process.

Because of the original design, the only

way to route the inputs and outputs to pads was to run diffusion
lines under the rrLetal that isolated them.

Diffusion runners

represent a high resistive path arid the result is slower device

operation.

The present design should be changed in that respect.

The processing was not fully completed because of an error in the
oxide mask.

The alignment key was not visable because box

defining an antiregion was covering it.

An attempt was made to

align the mask with unfavorable results.
processing information was obtained.

However, some useful

Using the groove & stain

technique the source and drain junction depths were found to be
approximately 2. 3pm after all the temperture steps.

This was

close to the predicted value of 2. O5~im calculated by SUPREM.
The oxide growths were also compared to SUPREM obtained
values.

SPICE was run under conditions of variability in

processing, (see Appendix 3).
volts for a
depth.

sooA

The threshold voltage was 2.56

gate oxide thickness and a 2. O5pm junction

A variation in gate oxide thickness of +/-20% results in a

threshold voltage between 2. 3v and 3. Ov as predicted by SPICE.
For the same variation, the transistion time changed by +/— ins.

CONCLUSION
A SRAM was designed, the mask set created, and initial
fabrication performed.
changes.

Results show that the layout needs some

The oxide mask is faulty and a new one required for

further processing.
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?~BSTRACT

Optimization traditi0na~Y employs 5~rategie5
of factorial design that have been shown to be
lacking in efficiency. Research into evolutionary
operation schemes, a more efficient ~ecbniqUev has
been conducted and an alternative strategY for
optimiZatiol1 proposed. The procedureis outlined and
an application with the computer ~odeliflg program
SUPREM II is discussed.
INTRODUCTION
In microelectronic engifleering~ as in all engineering
disciplinesi optimization of a system is a common goal. k
specifiC example would be the determination of optimum
processing parameters such as 5oftbake temperature and time,
exposure and development time on resolution on a phOtoresist
line. lihile optimization is defined as perfection of a
system1 an engineer often has to optimize by ~etermiflg when
5~~ethiflg is ‘good enough’ or acceptable
Host bachelor degree programs teach the traditOflal design
of experiments ~~chnique5 such as full and fractional
factorial desigfl~~ which have been employed with good results.
These methods follow an approach as shown below; Ll,4)
1) Determine important factors (5creefliflg)
2) Factor ~odeliflg
3) Optimization of factors
Methods that follow this procedure can be inefficient in time
and resources, when trying to optimize a system. This is
caused by several reasonS. ~creeniflg experiments require the
factor relationshiPS to be understood and elimination of an
important factor can occur if the 5~reeniflg is performed in a
factor space not near the optimum (i.e. the factor may only
have a pronuounced effect in the area of the optimum). lihen
~~nductiflg an optiniizationr the number of trials required is
of exponential dependence. Therefore as the number of factors
increases, the trials increases ~~amatiCally.

An alternative approach is the use of an efficient design
strategy to optimize a system of factors. These methods are
not seen as a replacemnt to good, sound ststistical
experimental design techniques, only as a supplement to the
engineer’s tools. The sequential simplex method has been used
successfully in the field of chemistry by several authors. S.
N. Deming of the University of Houston, Houston, TX, has
advocated its use in experimental designs. 111,3)
Sequential simplex optimization is an evolutionary
operation (EVOP) technique. This technique will optimize a
system of factors without having to determine the important
factors and perform modeling beforehand. This will allow the
inclusion of all factors thought to have a bearing on the
performance of the system. The lattitude of each factor will
be determined in the region of the optimum and then its
importance can be determined. Also, for the same amount of
factors the sequential simplex method requires less trials per
iteration than the traditonal techniques.
TECHNIQUE

Sequential simplex optimization (SIMPLEX) can be
described as a geometrical progression method of optimization.
Its main function in the EVOP strategy is optimization.
Modeling and screening can be handled by regression and
statistical analysis techniques.
SIMPLEX is dependent on the concepts of systems
theory,i’esponse surfaces and response functions. The systems
theory concept states that a system of factors (inputs) is
related to its output by an objective function. When SIMPLEX
is employed it is not necessary to know the objective
function. A response surface is generated from a response
function upon which SIMPLEX works. Figure 1 is an example of
a guassion type function plotted against its input factors.
The response function should include all important observable
outputs with proper weighting and tradeoffs assigned.
The response function is designed to produce the best
combination of output factors, not an optimum of one of them.
This is the area where the engineer must make decisions based
upon prior knowledge of the process (objective function) and
most important, deciding what outputs have to be taken into
account. The age old question of “What do you want?” comes
into play. This is often the hardest part of SIMPLEX. An
example of a response function CR) as applied to dry etching
follow5;
(etch rate) ~ (selectivity)
R

(percent non-uniformity)

The above equation will provide an increasing response as etch

rate selectivity and percent non_uniformity improve.
Now that the basic parts of 5IMPL~C, the simplex,
response function and response surface, are in place, the
progression of a simplex can be laid out.
A simplex is a geometric figure that has a number of
vertices equal to the number of factors plus one. This is
better understood by the graphical repreSefltat~01’1 in Figure 2.
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Figure 2

A Response Surface
Figure 1

To start, an initial simplex is determined in the factor
space. The placement and size can be arbitrary or can be
influenced by knowledge or preference of the engineer. Next,
the responses at each of the vertices are calculated and
ranked in descending order. The worst vertex is discarded and
a new vertex is generated by reflecting the rejected vertex
through the centroid of the ~emainiflg hyperface. This is best
N~W
understood by examining Figure 3.
vu)
SIMPLEX
SIMPLEX
-This proce5S~
rejecting and refleCting
worst f~.
the worst vertex, is
continued until the
simplex centers itself
upon an optimum. Figure
x: centroid of hyper face
4 shows bow a progression
Reflection of Simplex
might take place.
Figure 3
S

I

S

S
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Progression of a Two Factor Simplex
Figure 4
Hhen an optimum is encountered, the simplex starts to
repeat itself and convergence methods can be employed to find
the optimum. These methods are to involved to bring forth
here.
Advantages to this type of technique are that knowledge
of the objective function is not required, it is rather simple
to follow once the reponse function is defined because the
calculations to determine the next test point (vertex) and it
can save time and resources. The last point can be
illustrated by a comparison with a commonly used factorial
approach. Using a two level factorial design as an example,
Figure 5 shows the required number of trials for k factors
d
ii iterations.
As can be seen, SIMPL~ can save a significant
amount of time.
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DjsadVant~~ to the SIHPL~ are that it does not provide
a good data base, due to the lower number of iteratioflS
This
is off set by the fact that a database is later geflerat~ when
the system is modeled in the optimum region
BesideS, the
data is riot needed .ost times from a. non_pr0duct~e region.
SecondlY’ SII4PL~ is not a.~~licab1e to all processes’ A
process that has relatively quick turn around and law setuP is
the best. For example, ~~~lyin~ SI!1PL~ to diffUsj0fl process
that uses p~OpOqati0fl delay as a responses would not be a
accePtab~ because the amount of proces5iE~~ and time requit~
to ~bt&i~ a repOnseu A factorial approach with manY
variati0~~~s would work better, providing numerous resultS at
once.
J~j~PLICAT ION
The optimi2atloT~ of the predeposlt and drivein times of a
diffusion, with the sheet resistance and 1~~Cti01~ depth as the
response factors was j~ye5tjg5t~~ STJPREM ii was ~~ployed as
the oMective furlcti0~ it is a modeling program developed at
Stanford University that prediCtS diffusion profiles given
the proCeSS paramtets. It is us d in the desi~ of devices as
well as their processes.

mien ~esigTkiT~g a process’ these parameters usuallY have
their values defined
Therefore, SI!4PL~ was emplOye~~ to
deter~11e the predeP05it~0fl and drive-in times to provide the
desired combination of Iunction depth and sheet resistance.
headvant~~ of using this ~~~bnique is that no internal
~~nge5 have to be made to ~UPREH ii, as ~igbt be required b7
other methods
Also, it is relatively easy to make ~hange5 to
the program~ such as ~haflqing the response fUflCtiOTlr which is
based upon the sheet resistance and the ~uncti0n depth. The
program follows the procedure put forth previOU5~Y~ The flow
of the program is sbOWfl in pigure 6.

•

I.

~

a

4..

0

program Flowchart
~jqure 6

The logic is complete and the program is about fifty
percent complete. At this writing, there are some ‘bugs’ with
setting up the SUPREM II input file. Also, there are some
other file handling problems and difficulty running SUPREM II
from another program.

CONCLUSION
The principles of SIMPLF~C have been brought forth arid
applied to a modeling program, SUPREM II. The logic for the
SUPREM II oprimization has been drafted.

ACKN0WL~GE~NTS
Mike Mazor, graduate student in chemistry at the
Universty of Houston, Houston, Texas, for help in doing
research at the U.of H. library. Dr. D. Watkins and Dr.
R. Grimes of Texas Instruments, Houston, Texas, for acting as
a ounding board and providing support. Mike Jackson,
Rochester Institute of Technology, Rochester, NY, for his help
in producing this report and its prior presentation.

R~’ERENCES
El]
—

[2)
-

Optimization, Stanley n. Deming, University of Houston,
Journal of Research of the National Bureau of Standards
Volume 90, Number 6, Nov-Dec 1985
Discussion of Deming Paper, C. K. Bayne,
Oak Ridge National Lab
Journal of Research of the National Bureau of Standards
Volume 90, Number 6, Nov-Dec 1985

[3]
—

[4)
—

Multifactor Optimization of HPLC Conditions, Deming, et. al.
Advanced Chromotography, 1984, 24,35-53
Sequential simplex note book
Origin Texas Instruments Inc.

THE EFFECTS OF INTERN~— OETTER1~ ON BULK GENER~T1ON LIFETIME
Final Paper

James S. Lekas
RochesteI” 1~5titute of TechnologY

May 20,

9/

19S7

THE EFFECTS OF INTERNAL GETTERING ON GENERATION LIFETIMES
By
James S. Lekas
5th Year Microelectronic Engineering Student
Rochester Institute of Technology

ABSTRACT
The effects of internal gettering on the
bulk
generation lifetime were investigated by examining
the transient response of a MOS capacitor as it
recovered from deep depletion to normal inversion.
Unfortunately, test equipment limitations precluded
the
obtainment
of quantitative measurement but
qualitative differences were observed.
INTRODUCTION
The
electron-hole
pair
generation
rate
of
a
semiconductor
material
determines the junction leakage
current of a reverse-biased pn junction.
Often times, for
both analytical and theoretical reasons, it is convenient to
describe this generation rate in terms of a generation
lifetime which is defined as the time required to generate
one electron-hole pair.
The importance
of
generation
lifetime is evidenced by the development and Implementation
of pro~ess1ng techniques designed solely for the purpose of
controlling the bulk generation rate of a semiconductor
material.
Internal Gettering is one technique used to alter the
bulk generation rate of silicon.
Internal gettering is
dependent upon the precipitation of oxygen impurities In the
bulk region of a silicon substrate. As precipitates grow in
size, they form stacking faults and other microdefects in the
bulk of the wafer El). These defects attract fast diffusing
metallic impurities
which
are
generation—recombination
centers for carriers. Effective Internal gettering requires
oxygen precipitation only in the bulk area so that metallic
contaminants are drawn from the active device area into the
bulk of the wafer where they will
have little affect on
dev I ce performance.
Internal gettering is normally accomplished via a three
step process.
First, a high temperature furnace step is used
to create a denuded zone at the substrate surface and to
decrease the oxygen concentration and number of nucleation
sites near the surface of the wafer. The depth and quality
of this denuded zone is dictated by the time, temperature,
and ambient used [2).
Next, a low temperature denuding step
is used to increase the number of nucleation sites for oxygen

precipitation in the serniCOflduCt0t
bulk.
The nucleation
sites which are dissolved during the ~enUd1ng step are
regenerated at lower temperatures depending UPOn the oxygen
concefltr8ti0~~ The end result is the promotion of nucleation
sites in the oxygen rich bulk of the wafer but not near the
oxygen deficient surface of the wafer.
Finally, a high
temperature annealing step makes use of oxygen’s increased
~iffu5iVity at elevated temperatures in order to enhance
precipitation in the bulk of the wafer. The process sequence
is shown in FIGURE 1.
The effectiveness of the internal gettering process Is
measured by 5tudying the generation lifetime of a substrate.
The simplicity of fabrication and the availability
of
numerous generation lifetime measurement ~echnique5 make the
MOS capacitor a very appealing test device.
A method
developed by Rabbafli and Lamb [3,4), in which the generation
lifetime is determined through analysis of the transient
response of a MOS capacitor as it recovers from the deep
depletion state, was used.
Waler Cross Sections
BEGIN WITH HIGH
INT~STITIAL OXYGEN
CONCENTRATI~ IN WAFER.

1.

Low Oxygen Con
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DRY 02
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~hO::

tratio~
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HIGH OXYGEN CONCTR1~TION
REGIONS

3.

1050 DEC C
PRECIPITATIDN STEP

GROWrH OF OXYGEN _____
pRECIPITATES AND crrrERING
OF )~.AVY ~rALS.
FIGURE 1. ProceSs sequence for

internal getterifla.

EXPER I MENTAL
For this experiment Czochralski
used
since cz wafers inherentlY
concentration than Float Zone (FZ)
oxygen concentration was expected

(CZ) silicon wafers were
have a higher oxygen
wafers.
This greater
to enhance the oxygen

precipitation and
effect.

result

In

a

more

pronounced

gettering

The effectiveness of the internal gettering process was
to be measured by comparing the generation lifetimes of IIOS
capacitors fabricated with and without the gettering process.
The starting material was 3’’ boron doped (100) Si with
resisistivity ranging from 14-22 ohm-cm.
Denuding
was
accomplished via an 1150 deg C 3.5 hour oxidation in dry
oxygen at a flow rate of 8 1pm. Under these conditions, a 30
micron denuded zone is expected [5]. The ambient was then
changed to nitrogen at a flow rate of 8 1pm and these
conditions were maintained for the remainder of the gettering
process.
The wafers remained In the furnace during a
rampdown from 1150 to 650 deg C in a 2.75 hour period. This
was followed by a 6.25 hour nucleation step at 650 deg C.
The gettering process was completed by a 1.5 hour 400 deg C
ramp up and a 6 hour 1050 deg C precipitaion step.
Next,
aluminum gate capacitors with an area of 1.645 mm2 were
fabricated. The dielectric material was a thermally grown
650 Ang oxide grown in dry oxygen at 1100 deg c for 20
minutes. The final fabrication steps involved evaporating
aluminum on the back of the wafers and sintering at 450 deg C
for 20 minutes.
The final step in the analysis Involved measuring the
generation lifetime of the gettered and ungettered substrates
by using the Pulsed tICS Capacitance Measurement Technique
proposed by Rabbani and Lamb. This method extrapolates the
bulk generation lifetime from a Capacitance
Time (C-T)
plot.
The test configuration used to experimentally obtain
this plot is shown In FIGURE 2. The equipment consisted of
an EGG PARC MODEL 410 C-V PLOTTER, an INTERSTATE HIGH VOLTAGE
SWEEP GENERATOR F-44, and a TEKTRONIK TYPE 561A oscilloscope
with a TYPE 3B4 TIME BASE.
In this configuration, the model
410 pulses a capacitor from accumulation Into deep depletion.
Pulsing of the capacitor is triggered by the sweep generator
and the C—T plot Is displayed on the oscilloscope.
In this
analysis, C—T plots were obtained using a 15 Hz, 20 volt
pk—pk, square wave signal centered at 0 volts.
-

FIGURE 2.

Test config’.lratiofl used to obtain C-T plot.
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RESULTS
In order to visuallY observe the denuding effect, both
control wafers were processed with the device wafers but only
one of the wafers underwent the getterifl9 treatment.
The
wafers were Wright Etched to delineate defects and then
observed under a microscope using the dark field objective.
The nongettered wafer had a considerable number of surface
defects while the gettered wafer had virtuallY none.
This
suggested the existence of a denuded zone and indicated that
the denuding step had successfully reduced the
oxygen
concentration at the wafer surface [2).
An attempt was made to measure the bulk generation
lifetime
by
analyzing C-T plots.
To avoid optically
generated carriers, the capacitors were not exposed to light
during the C—T test. Under such conditions, the sensitivity
limitations of the oscilloscOPe made it nearly impossible to
even detect the transition of the capacitor from deep
depletion into normal
inversion.
A C—T plot
for
an
ungettered capacitor tested in darkness Is shown in FIGURE
3A. This photograph shows the input pulse applied to the
capacitor In additiOn to the C-T plot.
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FIGURE 3. C-T plots for
ungettered silicon in
darkness (3A) arid in room
light (3B) arid for
gettered silicon in room
light (3C). These plots
depict both the pulse
applied to the capacitor
arid the C-T plot. The
time scale is 2 insec/div.
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FIGURE 3C,

If the test was performed in room light, the C-T plot
shown in FIGURE 3B resulted. As expected, the room light
increased the inversion and deep depletion capacitance values
and
reduced
the capacitor recovery time,
(Ts).
More
Importantly, the room light made it possible to observe the
exponential
transient response of the capacitor as it
recovered from deep depletion.
It soon became apparent that
equipment limitations would require the C—T test to be
performed in room light.
However,
under
room
light
conditions the data extrapolated from the C-T plots could no
longer be used to study the bulk generation rate of carriers.
Instead, these plots made it possible to study the effect of
internal gettering on the photo generation rate of carriers
by studying Ts.
Several capacitors on the gettered wafers and the
nongettered wafers were tested. Great varlationin Ts both
across the wafer and from wafer to wafer for both groups was
observed.
Theoretically, the gettering process reduces the
number of carrier generation sites and results in a larger Ts
value. This behavior was observed on one (see FIGURE 3C) but
not both of the gettered wafers.
This inconsistency along
with the large variations in Ts made it impossible to draw
any definite conclusions on the efect of internal gettering
on the photogeneration rate of charge carriers.
CONCLUSION
Eulpment limitations made it impossible to study the
effect of internal gettering on bulk generation lifetime.
In
the future, this situation could be remedied by utilizing a
more sensitive oscilloscope to differentiate the small change
In capacitance observed when a capacitor traverses from deep
depletion to Inversion.
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DESIGN, LAYOUT AND REALIZATION OF AN ALL
NOR ENHANCEMENT TYPE FMOS SERIAL ADDER
By
Steven M. Macaluso
Eth Year Microelectronics Student
Rochester Institute of Technology

ABSTRACT

A four bit serial adder was designed with PMOS NOR gates
from a truth table that models binary serial addition.
Three storage registers were also included in the design,
two-four bit shift registers for the incoming digits and
one-five bit register for the sum.
A simple five gate
latch was used for the bits of these registers. The cir
cuit was layed out using ICE (Integrated Circuit Editor),
a software program designed to facilitate circuit layout
for mask making at R.I.T.

INTRODUCTI ON
Most computers can perform arithmetic operations. Addition is one
such of these operations. Addition can he performed in parallel or
serially.
Independent of the technology chosen; PMOS, NMOS,
BIPOLAR. etc. , the truth table describing binary serial addition is
shown below in Table 1. The numbers X and Y represent the two sin
gle bits that are to be added. The carry-in bit is Ci and the bi
nary sum of X, Y and Ci is S. The carry-out bit that may result
from this addition is Co.
X Y
11
11
10
10
01
01
0 0
0 0
Table 1.

Ci S
11
00
10
01
10
01
l~l
0~0

Co
1
1
0
1
0
0
0

Truth table for a full adder.

A schematic of a circuit to perform binary, serial additiofl
might look sc•mething like the one depicted in Figure 1. The rectan
gle labelled ADDER is a black box that performs tha actual addition.
F-~eaiiatiQn c.~ this adder will be discussed later. The X an V regi
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sters are shift registers that feed their bits into the adder two bits
at a time, one from the X register and one from the Y register. The
S register is the sum register that stores the sum of the X and Y reg
isters.

ftgtster

Fi~ure 1.

Architectural structure for a four bit serial adder.

The truth table in Table 1 can represented in equation form by using
Boolean algebra. Equations 1 and 2 represent the sum and the carry
out functions respectively.
S
Co

XYCi + XYCi + XYCi + XYCi.

=

=

XYCi ÷ XYCi + XYCi + XYCi.

(1)
(2)

These equations are written in what is known as disjunctive normal
form. To arrive at these equations pick the desired column to be
reprsented and count the number of l’s in it. For every 1 in that
column write down the products of the variables and then add them
together.
So for the S column which has four l’s in it XYCi is writ
ten four times and added: XYCi + XYCi + XYCi + XYCi. To complete t
process a bar should be placed over those variables that have zero
values in t~e rows which have l’s in the column of concern.
So for
the S column the result is as in Equation 1.
Simplification of these equations is necessary to reduce the
number of gates needed to perform the desired logic function. Kar
naugh maps (K-maps) and Bc.olean algebra are the tools generally used.
Simplification of the sum and carry-out equations is briefly de
scribed below. 11]
S

=

XYCi + XYCi + XYCi + XYCi
111
100
010
001
ml
m4

As can be seen from the K-map above, there are no adjacent boxes
but Boolean algebra can be used to rearrange Equation 1 to the
form of Equation 3. This form is helpful because the last part
of the equation is related to the denial of Equation 4, the re
presentation of the carry function.

(3)
S

=

X+Y+Ci)(XYCi+YCi~~~

Co

=

XYCi
~ii

+

XYCi
110

+

X~Ci
101
~tn5

Adjacent Boxes lead to simp1ifiCati0~
Co

=

+

~YCi
011
ttt3

Therefore,

YCj+XCj+XY.

(4)

For more informatiofl about how to use and fill in K-maps see Refer
ence 1.
Now that the equatiofl3 for the sum and carry-out are sim
p1ified~ they can be translated into their corresponding logic gates.
To do this Eooleafl multiplication and addition are changed to the
ANt~-ifl~ and OR-irLg functioflS respectivelY. Figure 2 shc’ws the real
ization of the EquationS 3 and 4, the add and carry-out functions
using only NOR gates

Serial adder.

Note that only NOR gates were used. The reason that this is so
is due to ~o~ethiflg known as the “body effect.” The body effect
refers to the changes in the transistors characteri5t1~ when a
bias voltage is applied between substrate (body) arid source. ~hefl
the source and substrate of a MOS device are at different pcten
tials the depletion region between the channel and substrate widens
arid containS more charge; cor~Se~UefltlY, the gate electric field
necessary to form a channel is increased. Thus the apparent thre!
hold of the transistor is increased.
If. as in MOS NAND gate!,
their are transiStors in series this body effect can grosslY al
ter the transistors operatifl~ point. For certain bias conditicriS
it is possible that the serial transistor! are both operating ir.
the saturation region. This ~eirLg the case the final output vC
tage will be Vgg less the thrCshold drops across each serial tran
sistCr, each of which is enhanced by th body effect pheflotflCflDfl.
It is possible that the output voltage will not be suffcieflt to
-
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meet the specified minimum value.E4) So where ever there is an AND
gate, a negated input NOR gate will replace it. Gates performin~ an
OR function will be replaced by NOR gates followed by an inverter.
Now that the full adder has been designed, a unit storage
cell must be chosen. An all NOR simple latch flip-flop was chosen.
Figure 3 is an example of this type of flip-flop.

Figure 3.

All NOR simple flip—flop.

Figure 4 shows the gate representation of Figure 1.
clock pulse timing lines have been included.

Figure 4.

The

Full adder with storage cells for one-bit numbers.

The simplest of all gates is the iriverter. With MCSFE iriver
ters it turns out that load resistors are required with resistances
of many tens of thousands of ohms, conventional diffused resistDrs
fatricated in integrated circuits occupy large areas on the silicon
chip which are roughly proportional tc. the resistance. That is why
alm:st invariably that a MOSFET “load is used instead of a diffuses
resistor. Figure 5 shows a basic MOSF~ inverter.
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Figure 5. The basic PMOSFET inverter and nor gates.
One imporant parameter that has a profound effect on the char
acteristics of the iriverter is the z-factor. The z—factor is defined
as (N/L)d/(W/L)l where (W/L)d and (N/L)l are the width to length ratio
of the channel in the driver and load respectively 12]. Figure 6 shows
the input-output characteristics of figure 5 for various values of z.
~_Tm~tIDc ,~or
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Figure 6.

~.V

Various output-input curves for different values of z

Note that in order to effect reasonably sharp response of
output to irrput it is necessary that z be large; i.e., relative to
the driver the load channel should be narrow and long.
In the case
of R.I.T. the minimum PMOS line geometry that is used is 10 microns.
So for (N/L)d/(N/L)l the minimum geometry was used for the width of
the driver and the length cf the load. The length of the driver and
the width of theload were chosen to be three times the minimum geo
mtry to give a maximum value of z and a use a minimum amount of area.
Thus the z factor worked out to be (3/1)1(113)9=z.
The above disscussion can be expanded to include PMOS NOR
gates by putting a second driver in parallel with the first.

RESULTS
Once all the preliminary work was done the a partial circuit
was layed out with ICE. The layout shown on the following page is
the actual adder without the storage cells (shift registers.) The
ICE files are now ready to be converted into Mann files which in turn
will be used to make the necessary masks to process the adder, the fi
nal product. The ICE layout is shown in Figure 7.
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SUMNARY
The origional intent of this paper was to design, layout, f a
bricate and test a four bit serial PMOS adder. Due to time restraints
only the first two steps were accomplished. Even so the necessary masks
f or the adder can be generated from the ice files. The project was done
in such a way as to allow for incoming students create the masks for the
adder without the storage cells and still be able to test the function
of the adder using ordinary DC volatges.
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COMPARISON OF D.I. WATER BACTERIA COUNTS BY CULTURE AND
FLUORESCENCE MiCROSCOPY
Paul J. tiager
5th Year Microelectronics Student
Rochester institute of Technology
ABSTRACT
The traditional Culture technique for bacterial
enumeration requires prolonged incubation times
and only measures viable bacterial densities.
In
comparison,
the
technique
of
Fluorescence
Microscopy offers a method for obtaining total
bacterial determinations in a much shorter time.
This paper is concerned with
a
preliminary
comparison of these two methods.
INTRODUCTION
High quality ultrapure deionized water js extensively
used in the Microelectronics industry. A finished IC may
require up to 150 gallons of high purity water for the
complete processing cycle.
Since Di water purity has a
direct relationship to device yield every component In water
that ma~ affect process yield is being studied, analyzed and
where possible removed before it can destroy devices.
References 1, 2, and 3 are a general overview of D.i. water
systems.
Several parameters are used to define ultrapure water
quality.
These include bacterial count, particle content,
metallic ions, silica, and total organic carbons.
Although
all
of these parameters are important to product quality,
bacterial contamination represents one of the most serious
threats to ultrapure water quality. Part of the reason for
the concern is that bacteria is in essence a self generating
particulate.
Although an ultrapure water system may be
capable of removing bacteria down to the level of 1 cell per
lOOml, bacteria can reproduce by binary fission. Thus one
cell that makes it through can multiply to 8000 cells per
lOOml in just 8 hours.
Bacteria have been found in ultrapure water systems
that have only trace levels of nutrients present. This Is
due to the fact that the bacterial organism is capable of
adapting Its metabolic processes
In order to survive in
extreme nutrient starved environments.
Thus an ultrapure
water system may produce
18 megaohm water end have total
organic carbon levels as
low as 20 ppB but contain 10
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bacteria per lOOmi. Because bacteria are nonlonizable they
cannot be detected by standard resistivity measurements.
In
addition both viable end nonviable bacteria can cause
conductance between adjoining circuit paths, so although
most bacteria Is killed by UV-treatment within the final
polishing loop, it still must be filtered out of the water
prior to dispensing. This can cause further problems since
cells range In size from 5um to .2um, not to mention
fractionated nonviable cells.
For all the above mentioned reasons an
accurate
monitoring technique for bacteria is en essential component
of any microelectronic grade water system’s preventive
maintenance program.
Bacterial determinations In purified
DI water systems have traditionally been done using Membrane
Filtration followed by incubation in order to culture
bacteria colonies. This culture technique Is relatively
easy to preform and is capable of detecting low levels of
viable bacteria.
However,
there
are
four
distinct
disadvantages associated with the culturing technique; (1)
they tend to underestimate the total number of bacteria; (2)
they require 48 to 72 hour incubation times; (3) they do not
count bacteria present in clumps or microcolonies; (4) they
do
not
detect nonviable bacteria.
Because of these
drawbacks there has been a need for a technique that will
provide more accurate estimates of viable and nonviable
bacteria in a shorter time period, thus allowing more
immediate process control.
Epifluorescence Microscopy [4) has been extensively
used by Environmental Microbiologists to count populations
of marine and freshwater bacteria.
This
method,
if
performed right, offers the qualities of both speed and
accuracy. Epifluorescence is based on a microscopic system
that uses a mercury vapor source to transmit shortwave
radiation to a membrane filter that has been fluorochrome
stained with an acridene orange dye. The stained bacteria
receive the shortwave radiation and emit longwave radiation
which is collected for observation by the microscope. The
bacteria cells, both viable and nonviable, present on the
filter membrane will fluorese and can be viewed and counted
under l000x magnification. The number of cells present in
several microscopic fields can then be used to determine the
total number of bacteria in a water sample.
This paper is an effort to compare and correlate the
technique of Epifluorescence Microscopy with a standard
bacterial culture technique, with respect to their ability
to detect and enumerate bacteria In RIT’s high purity DI
water system.

/~~s

EXPER I MENT
The sampling
apparatus
for
the
EpifluoresCenCe
technique consists of a 25mm glass filter holder that Is
connected to a 500ml vacuum flask as shown In Figure 1.
Figure 1

Figure 2
Filter Housing

Sampling Appartus
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After the apparatus has been flushed with ethanol to remove
any previous contamination, a 25mm support filter is placed
in the bottom section of the holder.
On top of this is
placed a 25mm,
5um cellulose acetate membrane filter,
followed by the 25mm, .2um polycarbonate filter as shown In
Figure _2. Once the filters are in place the filter housing
is sealed. Sample volumes from lOOmi to 1L were passed
through the sampling apparatus with the aid of a vacuum
created in the underlying flask.
After the membrane is
given one minute to dry the top of the filter housing is
removed and the acridene orange dye is applied to the
surface of the polycarbOnate filter. The dye is allowed to
sit for two minutes and then the excess dye is removed by
vacuum
application.
The polycarbonate filter
is then
carefully removed using a pair of clean tweezers and allowed
to dry suspended in the air for two minutes. The membrane
is now placed between two drops of immersion oil on a clean
glass microscope slide and covered with a 22mm coversliP.
The slide is then observed under a microscope specially
fitted with a mercury vapor source and a combination of
filters appropriate for acridene orange activation.
The
cells
are observed under
l000x magnification and the
bacterial count determined.
The Culturing technique uses filter membranes contained
in sterile prepackaged Millopore grid monitors, with .22um
porosity and 37mm diameter.
Using a sterile sampling tube
and a two-way vacuum suringe,
lOOmi of water was passed
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through the gridded membrane.
A light vacuum was then
applied to remove any excess water contained in the monitor.
Next the sampling tube is removed and a growth medium is
applied to the membrane surface followed by vacuum removal
of the excess medium. The grid monitors were then sealed
and placed In the lab Incubator maintained at 30 C for 72
hours. After incubation the membrane is removed from the
monitor and the colonies are counted under low power
magnification.
Using both techniques, bacterial
determinations were
performed at two locations within RIT’s 0.1. water system.
Samples were taken at point of use, a wet etch area, and at
the D.I.
storage tank in the basement. The storage tank
location was chosen because there is no sampling point
beyond the final polishing loop prior to dispensement.
RESULTS/DISCUSSION
Varying volumes of water were passed thru the filter
membrane until a volume was found that gave a population of
bacterial cells suitable for counting visually under 500x
magnification.
A sample volume of lOOml proved to be the
appropriate sample volume. This volume also proved to give
good results using the culturing technique. At this point
it should be mentioned that there is an easier method for
bacterial enumeration that does not require this preliminary
optimum
sample
volume
determination.
The
sample
determination takes time which can be avoided if one has a
delineated optical grid present within the eyepiece of the
viewing microscope.
With the use of a counting grid it Is
not necessary to count every cell present on the membrane
thus the sampling volume is not critical. One can obtain a
statistically accurate determination by counting
20-50
fields present on the counting grid and converting this data
into total
bacterial
cells present per lOOml by
the
following equation.

a x n x (.01)
N

=

mx v

Where:
N
a
n

=
=
=
=

v

=

total number of bacteria per lOOml.
area of the F liter membrane (m**2).
mean count of bacteria present per
field delineated on counting grid.
total area of counting grid (rnm**2).
volume of water sampled.

Since we do not have a counting grid such as this available
for use with our microscope I had to proceed with the method
of sample volume determination.
Five samples were taken
using each method at each of the locations. The results of
the five samples for each method and at each location were
then averaged. The averaged data appears in Table 1 below.

BACTERIAL COUNT (CELLS per lOOmi)
SAMPLING
LOCATION
•
I

I
I

POINT OF USE
I
•
I
I
I
I

CULTURING
TECHNIQUE

I

:

I
I

9

I
I

SOURCE

FLUORESCENCE
TECHNIQUE

I
I

I
I

29
I
I

21

I
I

I
I

I
I

56

I
I

I
I
I
I

Table 1 : Bacterial Counts Obtained.

The results showed as expected that the Fluorescence
techniq~.ie gave consistentlY higher cell counts. Another
fact that is apparent from the data is there appears to be
some
correlation
between
the
two
techniques.
The
Fluorescence technique gave approximately three times the
count of the Culture technique, however this factor can not
be confirmed until a larger number of samples are taken,
also more locations need to be looked at. The Instillation
of a sampling port downstream of the polishing loop is a
matter that needs to be addressed. Although the level of
bacteria seen at point of use is well within the appropriate
levels for a system such as ours.
In regard to testing time, once the sample volume was
determined the Fluorescence method could produce results
within 25 minutes. This time included obtaining a sample
and counting the cells under the microscoPe. On the other
hand the Culture technique requires a minimum time of 48
hours and in some cases 72 hours before the colonies, were of
appropriate size for visual counting. The shorter time in
obtaining results is a big advantage of the Fluorescence
technique.
This allows for more Imediate attention to D.I.
system maintenance before a sudden bacterial increase is
able to cause significant reduction in product yield.
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When ft comes to ease of use both sampling techniques
are relatively easy to perform, however the direct- count
technique of Fluorescence requires more experience when it
comes to differentiating bacteria cells from other foreign
matter present upon inspection under the microscope. Due to
this fact more operator training would be required for the
Fluorescence method than when using the Culture technique
where the colonies present on the membrane are much more
obvious.
SUMMARY / FUTURE CONSIDERATIONS
Both the Culture and Epifluorescence techniques gave
relative
counts
of bacterial
contamination, with the
Epifluoresence counts
higher
as
expected.
Accurate
quantitative counts by Epifluorescence will require the
acquisition of a lOOx objective and a mercury source
specifically designed use with this technique.
I also
recomend obtaining a statistically accurate sampling grid
for use with the scope. Finally 1 belIeve some practice in
bacterial Identification will be necessary.
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MASK AND PLOT GENERATION ON THE CALMA
By
Glenn A.. Marshall
5th Year Microelectronic Student
Rochester Institute of Technology
ABSTRACT
The procedures to create hardcopies of designs created
on General Electric’s CALMA, Computer Aided Design
system is discussed.
Also addressed is the interfacing
of the CALMA to a Mann 3000 Pattern Generator..
INTRODUCTION
Computer Aided Design (CAD) is a key technological advance
for the electronics industry, encDmpassiflg everything from circuit
conception to mask generation.
The system presently being
implemented For the Microelectronics Department at RIT is
manufactured by CALMA, a subsidiary of General Electric.
Though
this system Features a variety of engineering tools our present
interests are in its I.C. layout capabilities.
The reasoning
behind this move is the ease with which designs may be created or
edited.
Our present layout tool, Integrated Circuit Editor (ICE),
employs only keyboard commands making the process of creating
circuitry very tedious and time consuming.
As w~th any computer system it is advantageous to establish
a uniform ~et of parameters, such as layers colors, so that a
designer may devote all his time to circuit design. This program
sets up color codes, layer designations as well as grid and view
area For beginning designers.
Once the circuit has been designed
the designer may want hard copies and/or down load to mask making.
This project was concerned with producing VERSATEC plots and Mask
production using a MANN 3000 Patern Generator.
For the Flot to be
generated the designer simply inputs various parameters and a plot
is returned via the plotter.
The job of mask making on the other
hand involves a Few more steps..
First, the designer dumps the
information to a magnetic tape using keyboard commands much like
that for a Versatec, then this tape must be loaded onto the
VAX/VMS system here at RIT so that the file may generate a paper
tape which is then fed into the photo repeater for mà~k creation..
EXPERIMENT
This project was concerned with production of hard copies of
designs created on the CALMA system.
Both VERSATEC plots and
photothermal prints via SCREEN DUMP were obtained. Also researched
was the downloading of database files For mask generation on a
MANN 3000 pattern generator.
In order to produce hardcopies of what is designed on the
CALMA system the two following procedures are employed.
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1.

SCREEN DUMP
To get a hard copy of information currently displayed
on the Workstation Display, use the screen dump.
This
can only be done from work station 1.
In order to use
this command turn on the switch and allow to warm up
for 10 to 15 minutes, so that the developer heater
reaches operating temperature. (SCREEN dump uses a
photographic based paper that is thermally developed).
Press the print lever located next to the ON
OFF
switch and in approximately 1 minute a copy of what was
displayed on the screen will appear.
-

2.

VERS~TEC PLOTTER
In order to get a hard copy using this plotter it is
necessary to enter the following commands from the
Keyboard at the work station.
Jobcreate <cr>
This will be followed by the following prompts:
Job Type (XCLI):

enter OVERSA8242 (cr>

Priority (B):

enter <cr>

Job Name (OVERSAS242)

enter <cr>

Library Name:

enter your library name <cr>

Structure Name:

enter desired structure from
opened library <cr)

Plot Options (PLTR):

enter (cr>

Plot Window
CE1(0,0)

enter lowermost X,Y coordinates
of structure

CE2(O,0)

enter uppermost X,Y corodinates
of structure

Scale Factor (n)

n
default value for 4~: x 41
inch plot. If you wish it to
be smaller enter a lower (n)

Layer Groups:

enter layers to be plotted
(singly spaced)

Assign Fill codes:

enter desired Fill code numbers

Run, Save, Abort (RUN)

enter <cr3

-

Job OVERSA~242-GM has been entered
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3.

DOWNLOAt’ING
In order to create a tape for mask generation the
following commands must be entered via keyboard at
the work station.
Mount magnetic tape:

located in back hallway of
Microelectronics building

OUTFORM:

enter <cr>

This will be followed by the following prompts:
ODSII Library:

enter your library name <cr)

Library name in stream
file (your library):

enter <cr)

OUTPUTFILE (MTO:O):

enter (cr>

Options (VX)

enter <cr>

Structure Names or
Patterns (-)

enter (cr> for all files
in library else enter names
of desired structures

STRUCTURES OUTFORMED
Returns list of structures specified
OUTFORM HAS FINISHED
RESULTS
The cbllowing are the results and recomniendatioris for future
work~ which were achieved with the CALMA systems Mask ~ Plot
generation Functions. The procedure for creating a ‘SCREEN tIUMP’
or ‘VERSATEC PLOT’ hard copy produced successful results (see
attached examples of each).
Downloading a CALMA database file for
mask making purposes1 however was unsuccessful.
The inaccuracies
of the proposed procedure are not known and should be cleared up
by contacting a General Electric CALMA representative, familiar
with our system, directly prior to any further attempts at
producing a magnetic tape suitable For mask production on our MANN
30C)O pattern generator.
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MULTILAYER RESIST IMAGING METHODS
By
James C. McKay
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
A trilayer imaging system, using DuPont Pyralin
polyimide as a planarizing layer, an Allied Chemical
Accuglass Spin On Glass barrier layer, and an imaging
layer of Kodak 820 positive photoresist, has been
previously investigated at RIT. This system failed to
perform as expected when the polyiniide coating lifted
off the metal layer it was designed to mask.
This
project investigates the process previously used and
makes an attempt to qualify it.
Along with this, a
process is proposed which uses the polyiznide as a
lift-off material in a reversal process using the same
materials and equipment.
INTRODUCTI ON
The realization of single layer resist limitations in
current manufacturing has brought about an increase in research
on multilayer resist techniques.
Multilayer resist systems
exceed state ~f the art single layer performance characteristics.
Enhanced resist sensitivity [1], resolution, contrast, etch
resistance, profile tailoring, and compatability with existing
optical and electron beam exposure systems are some of the
advantages of trilayer systems £2].
In this report a multilayer resist process is described and
compared to a reverse lift-off imaging process using the same
chemistries.
Spin-on-glass is used as an isolating layer between
a polyimide planarizing layer and a positive photoresist imaging
layer. The processing steps are listed below.
Forward Process £3]
1)
2)
3)
4)
5)
6)
7)
8)
9)

Grow and pattern Si02 on wafers
Deposit aluminum
Coat with planarizing layer (DuPont Pyralin Polyimide)
Apply spin on glass (Allied Chemical Accuglass 103)
Coat and pattern photoresist (Kodak Microposit 820)
Etch spin on glass (HF diluted 10:1)
Etch polyimide (02 Plasma)
Etch aluminum
Remove trilayer system
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Reverse Process:
1)
2)
3)
4)
5)
6)
7)
8)

Grow and pattern Si02 on wafers
Coat with planarizing layer (DuPont Pyralin Polyimide)
Apply spin on glass (Allie~ Chemical Accuglass 103)
Coat and pattern photoresist (Kodak Microposit 820)
Etch spin on glass (HF diluted 10:1)
Over-etch polyitnide (02 Plasma)
Deposit aluminum
Remove polyimide (lift-off)

Refer to Figures 1 and 2 for the crossectiork diagrams of the
forward and reverse processes.
FIGURE 1:

BARR.
POLYIM:

FORWARD PROCESSING STRUCTURES

STRUCTURE INCLUDING IMAGING
LAYER, BARRIER LAYER, PLANARIZING
LAYER, METAL, AND Si02 STEP.

1ST
STRUCTURE FOLLOWING IMAGING
OF RESIST AND ETCHING OF
BARRIER LAYER

PROFILE AFI’ER ETCH OF
PLANAR I Z ING LAYER AND METAL

Si02

RESULTING METAL PArrJiRN
FOLLOWING SOLVENT TREATMENT

FIGURE 2:

REVERSE PROCESSING STRUCTURES

PHOT?RES 1ST
BARRIER
POLYIMIDE

$

STRUCTURE INCLUDING IMAGING
LAYER, BARRIER LAYER, PLANARIZING

STE

LAYER, AND S iO 2 STEP.

PROFILE FOLLONING IMAGING
OF RESIST AND ETCHING OF
BARRIER LAYER

LIFI~-OFF STRUCTURE Arrt~R
PLANARIZING LAYER ETCH AND
METAL DEPOSITION

FINAL PROFILE Ai~1’~R
LIFr-OFF IN SOLVENT

S i02

The planarizing capability of the system is of great
importance in determining the resolution of the transferred
image. To test this, various step heights of silicon dioxide are
prepared on the samples.
Imaging over this topography using a
resolution test mask determines the limits of the system. Visual
inspection,
linewidth measurements, and SEM photographs provide
the data to compare the two processing methods. Along with this,
the planarizing effect is observed while the polyimide viscosity
is reduced using a thinner.
DTERIMENTAL
The experimental procedure was broken down into three
portions. At first a great deal of preparation was made in order
to design the experminetal processes.
Several papers dealing
with multilevel imaging systems were obtained. A limited review
of the literature and previous in-house work, revealed previous
processing difficulties, such as SOG cracking [4].
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Initially, the forward process was investigated using ten
three inch wafers.
While attempting to qualify the process,
planarizing over topography was not a concern.
Therefore, an
oxide step was not grown on the surface of the first six wafers.
Aluminum was evaporated on the cleaned silicon surfaces.
Two
samples of polyitnide were prepared by diluting P1-2550 with
thinner T9039 in 1:4, and 1:1 ratios.
The third sample was
undiluted P1-2550.
The three concentrations of P1-2550 were
coated on the wafers. This film was cured using the Wafertrac
three zone belt oven (zone 1:
190 C, zone 2: 250 C, zone 3:
190 C). Total time in the oven was ten minutes divided equally
within the three zones. Next the spin on glass (SOG) was coated
and baked using the same speeds, temperatures, and times as the
planarizing layer. Kodak positive photoresist 820 was coated at
5000 rpm and baked for 120 seconds on a 90 C vacuum hotplate.
Since the thickness of the planarizing layer varied, the optimum
exposure for each of the three samples had to be determined.
Using
Kasper contact aligner
2, an exposure of the AMI
resolution mask was made on the wafers.
The exposure energies
required in order to clear the resist using a thirty second Kodak
ZX934 (diluted 1:1 with D.I. water) development were found to be
approximately l5mJ/cm2 for 1:4, 2OmJ/cm2 for 1:1, and 25iuJ/cm2
for straight P1-2550. The developer will begin to etch the spin
on glass if excessive development time is used [5]. Five micron
features were well defined on all wafers. The resist was hard
baked on a vacuum hotplate at 140 C for 120 seconds.
The spin on glass was etched in 10:1 diluted HF.
An etch
time of 90 seconds allowed for total removal of the SOG and a
very slight undercutting of the resist. Next an 02 plasma was
used to etcfr the exposed polyimimde. 1~afers were processed in
pairs related by their polyitnide thicknesses.
The Plastnaline
asher was operated using 200 watts forward power, ) 5 watts
reverse power, 1 unit 02 flow, and 5 Torr pressure. Etching was
monitored every three minutes to prevent overetching and complete
the etch to the metal surface. This also helped to reduce the
substrate temperature that increases during plasma etch and
causes the SOG to crack [4].
Selected areas of the metal layer were then etched using
aluminum etch at 40 C for approximately 2 minutes (etching is
monitored visually). However, during this etch the entire metal
layer was removed.
This result was observed on all wafers
processed with this procedure.
Six cleaned wafers were processed using
the
reverse
(lift-off) procedure. Here again while attempting to qualify the
process no Si02 surface topography was created.
The silicon
surface was coated with the same three concentrations of the
polyitnide and identical curing temperatures and tims were used.
A SOG layer of approximately 1000 angstrorns was applied, as in
the forward process~ using a SKrptn spin speed for 30 seconds arid
the same three zone bake. Due to the lack of available Kodak
developer, Shipley photoresist 1400-27 was coated at 4Krpm and
prebaked for 90 seconds at 90 C on a vacuum hotplate. The

adjusted exposure energies in order to facilitate a 45 second
development were 60 mJ/cm2 for 1:4, 7OmJ/cni2 for 1:1, and
75mJ/cm2 for the unthinned Pyralin polyimide wafers. Development
in Shipley 351 diluted 1:4 revealed good imaging down to 5 micron
lines and spaces but also caused cracking of the SOG in the
developed regions. The cracked SOG was then etched away in 10:1
diluted HF. A one minute etch time was sufficient and even
slightly undercut the photoresist mask. Three minute 02 plasma
step etches were used as before with the same power and pressure
values.
The polyimide etched to the substrate, without cracking
of the SOG, for the samples with the thinner planarizing layers.
The wafers that had been coated with unthirined polyimide would
not etch to the substrate after 21 total minutes in the plasma at
which time the SOG displayed cracking.
Aluminum was then evaporated over the structures.
Half a
pellet of aluminum was placed into the filiment in an attempt to
coat a thin (about 1000 A) layer. The aluminum layer formed a
continuous
coating
over the structures with the thinnest
planarizing level (the 1:4 thinned samples).
The 1:1 samples
appeared under a microscope to have achieved the profile shown in
Figure 2. Figures 3 and 4 are SEM photographs of this structure.

FIGURE 4

FIGURE 3
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RESULTS~ D]~USSI0N
As~.a’
earlier, no positive results were obtained with
the fo~.r~ imaging process.
Since the polyimide planarizing
layer l~te~. from the metal surface during the metal etch
process, ~l of the aluminum was etched.
Two reasonable
explana~Cafl be made for this mishap.
First, possibly the
polyimi~ ~lm was not properly cured to insure its stabilized
conditi~. ~towever, this is unlikely since the polyitnide was
cured ~ same manner when it was used in the reverse process
where jtfu~CtiOned sufficiently. A second reason may be that
DuPont’s ~alin polyimide does not naturally adhere well to
metal ~es.
This
assumption
is
supported
by
the
reco~mer~~~fl of an adhesion promoter to be applied under the
polyimi~.
Recommended adhesion promoter
VM-65l
was
not
available ~ the time of processing.
If further attempts are
made to j~r qualify this process, or use this polyimide as a
dielectric layer in a multimetal structure, the effect of an
adhesion pr~oter will have to be investigated.
The r~rSe process was used to produce the desired trilayer
structure.
With a plariarizing layer of 1:1 thinned P1-2550 with
T9039, ~e lift-off structure was fabricated.
However, upon
inspecti&~ ~f the profile using SEM photography, it was observed
that an ~~~sively thick metal layer conformally coated the
entire ~ making lift-off impossible (see figure 4). A
thinner ~o~ting of metal should produce the profile shown in
figure 2.
The samples with the thinnest planarizing layer (1:4
pI-255ofl’9O~9)~ were also conformally coated by the deposited
aluminum.
In- the case where unthinned P1-2550 was used. as the
planarizing layer, a difficulty arose while attempting to etch
through this to the wafer surface. The extended time in the 02
plasma caused~ the SOG mask layer to begin to crack.
CONCLUS ION
The two processes outlined in this report were designed to
demonstrate the advantages of multilevel imaging processes for
metal layers coated over topography.
Both are relatively simple
and
do not make drastic demands of lab processing time.
Therefore, repeated tests, evaluation, and process refinement are
all possible.
Future work on this subject should include
investigation of adhesion promoters for the polyiinide to metal
interface arid possibly the use of a thick photoresist coating as
the planarizing layer. Photoresist adeqately adheres to metal
and
lifts-Off in acetone, or after a flood exposure~ in
developer.
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DESIGN OF ~PERIMENTS AND DIFFUSION CHARACTERIZATION
by
James M. Mortellaro
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
An ANOVA and factorial designs for optimization
were compared using a hypothetical LPCVD process
situation. The three factorial proved superior
Boron diffusion was optimized using the three
factorial design.
INTRODUCTION

Today’s engineers have come to realize that design of
experiments is necessary. It provides a structured plan of
attack, it meshes with statistical analysis tools , it
forces the experimenter to organize and most of all it is
more efficient. It gives us the required information at the
least expenditure of resources(time,money,materials).
This project has two objectives.
One is to review
design of experiments, using the example of an LPCVD system
and the second is to apply this tool to characterize RIT’s
Boron diffusion process.
Diffusion characterization is
necessary if one is to maintain control over a system while
optimizing
it.
One
can determine which factors or
combination of factors can be adjusted to obtain a desired
result with controllable repeatability. One will also gain
insight into the causes of any arising problem in the
process.
For the hypothetical LPCVD example a comparison is made
between a lower level design called an ANOVA(analysis of
variance) and. a high level three factorial design, showing
how each is designed and applied. For this example it is
desired to determine the effects of time, temperature and
pressure on percent contamination in the system. From Table
1 it is seen that the classical approach took a total of
sixteen wafers.
The analysis gives little information
overall and it gives no information on interactions or
sources of variability. The ANOVA design gives information
on interactions and variability but again uses sixteen
wafers.
The higher level factorial gives all the necessary
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Using the superior factorial design to characterize
RIT’s boron diffusion process, sheet resistivity(ps) and
variability of ps were chosen as the response variables
determining our diffusion characteristics.
The factors
assumed to be affecting the variables were time,temperatUre
and position in the tube. The goal here, is to determine an
optimum diffusion process to obtain a desired ps while
maintaining
the lowest possible variability.
And. the
objective was to test the hypothesis that p5 and the
variability of ps are functions of time,temperature,and
position. A three to the two factorial with a midptoint was
designed.
The three factors were taken at two levels each,
30 and 60 mm, 850 and 1100 C,load and source sides of the
center respectively.
The midpoints were 45 min,975 C, and
center respectively. This design requires eleven runs, each
one to be run in random order and separately to give
independence of the results. The wafers were four point
probed in three locations and the average ps and standard
deviation were determined. The results were then analysed
using Yates method.[l)
RESULTS/DISCUSSION

The set up and results of the experiment can be seen in
Figure l~The analysis using Yates method can be seen in
Figure 2 (or the effects of the factors on average PS.
Figure 4 shows the effects on variability of ps.
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From Figure 2 it is seen that temperature has the most
significant effect on ps, which is understandable since
diffuSiVitY is a strong function of temperature. Time also
shows a significant effect on ps and the interaction of
temperature and time is also significant.
This is again
understandable since boron concentration increases with
temperature and time and theref or ps should decrease.
Position in the tube shows no significant effect on ps.
This shows there is low variability of ps across the tube
(it doesn’t matter which zone a wafer is in, it will
statistically have the same ave ps).
To fully understand
the effects of temperature , time and the interaction, one
should examine the plots of these effects. From Figure 3 it
is observed that at high temperature ps is independent of
time. This is due to such a high diffusiVitY that we reach
saturation quickly. If it is desired to adjust ps one must
use a lower temperature and determine the needed time.
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From Figure 4 one sees the effect of the three factors
on the variability of ps across the wafer. Temperature
shows a significant effect on variability.
But
more
importantly there is a significant three factor interaction
that ust be examined. The plots of this interaction are in
Figure5. As teinperture increases variability decreases. At
the end position 30 mm shows the least variability and at
the source 30 mm
shows a large variability. This shift
could be attributed to fluctuations in the heating unit for
this zone at low temperatures or possibly due to the direct
nitrogen flow into this zone. In any case the source has a
variability problem and should be investigated and avoided
if unfixed.
SUMMARY

Factorial designs proved to be an efficiently superior
design and a necessary tool for engineering. One gets all
the necessary information at the least expenditure of
resources.
From the boron diffusion factorial design , this
diffsion process was characterized. If one wants to adjust
ps and maintain low variability, temperature should be
chosen as high as the process will tolerate and where
adjustments in time will have an effect in changing ps.
Time around the 30 mm
area proved superior for low
variability and should be used if possible. And the source
position -should be avoided if processing below 1000 C
because of its instability.
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CONTRAST ENHANCEMENT MATERIAL EVALUATION
FOR A PIICRALIGN PROJECTION SYSTEM
By
K ren L. Fluniak
5th Year flicroelectronics Student
Rochester Institute of Technology
ABSTRACT
Contrast Enhancement flaterial (CErI—388) u s to be
evaluated for a Perkin Elmer Ilicralign Projection System
by comparing the contrasts for Kodak 820 positive
photoresist with and without the use of the CEll.
The
contrast curve was determined from thickness versus log
exposure graphs for various development times.
A
correlation between exposure dose and carriage speed of
the !licralign System was investigated.
INTRODUCTION
The dimensions of Integrated Circuit designs are rapidly
approaching the resolving power of optical projection exposure
tools used in the industry.(1)
Uarious multilevel resist
systems have been developed to extend the resolutions obtainable
with the current tools.
One of these systems, Contrast
Enhancement Lithography (CEL),
is said to ‘improve’ the contrast
of the aerial image from the
HOW D0t5 CEM WORK?
exposure tool to the photoresist,
theref ore permitting smaller
linewidths 3nd greater packing
l.a.—
densities.
Contrast Enhancement
Lithography uses a thin photo—
AERIAL ~.-~‘-I--.i,
bleachable layer on top of a
I
IMAGE
Ij4~
conventional positive photoresist..
/,i
(2)
The CE~1 bleaches slowly
compared with the underlying
phot.oresist. and forms an “in
situ” contact mask over it.
A schematic of the CE~I process
is shown in figure 1.
Once
portions of the CEll are
~
INSITU
bleached through, the photo—
I MASK
resist is exposed with a
relatively uniform intensity.
Only the highest intensity
portions of the projected
image are transmitted to the
underlying photoresist, thus
creating near vertical
photoresist profiles.C3)
_____

-

_____

r~4J\f’

_____

(I

,.

pi.i ~1
‘I

VERTICAL
PROFILE ~

Figure 1

Use of Contrast
Enhancement M terial

nn_

The Contrast Enhancement Ilaterial (CEll) was valuated
for a Perkin Elmer Elicralign Projection System by comparing the
contrasts for Kodak 820 positive phot.oresist with and without
the use of the CEll.
The contrast of a photoresist is one of the
characteristic properties of the material and may be determined
from the slope of the flat line portion of a graph of resist
thickness versus the log of the exposure dose for various
development times.
A CEll should increase the slope, i.e. the
contrast, of this curve as shown in figure 2.
Figure 2

Normalized Resist
Thickness vs Log Exposure

I
Figure 3 Nominal Scan
The flicralign Projection
Geometry
System allows for changes in
exposure dose by varying the scan
rate or the ‘carriage speed’ of
the system.
The wafer and mask
are contained in the carriage
assembly and are rotated simul
e.
taneously £round a single, fixed
axis across the projection optics
of the system as shown in figure 3.
A relationship between
exposure dose and scan speed was
desired in order to determine the
contrast of the materials for the
experiment.
The exposure dose for
A
this system was difficult to deter—
mine using available equipment
without affecting the machine, so an approximation to another
system was made.
The exposure dose for a Kasper flask Aligner
may be easily determined using a radiometer.
The Ilicralign set
up does not allow for the placement of the radiometer at the
exposure plane without bypassing safty mechanisms.
The equation
for the exposure dose is:
~‘~‘

Do e

=

Intensity * Time

The contrast for Kodak 820 positive photoresist was determined
from thickness versus log exposure graphs for a particular
development time.
The graphs were obtained from a development
rate monitor experimental set up.
This set up used a
monochromatic light source and a bifribricated fiber optic cable
which at one end is attached to a wafer to be developed and at
the other end to a plotter of relative intensity versus time.

The resist thickness, Xpr, remaining after a particular
development time was determined from the following equation:

Xpr

—

N S lambda / 2n

Uhere lambda is the primary wavelength of the light source, n is
the index of refraction of the photoresist, and H is the number
of cycles that the development has .gone through. A sample of a
relative intensity versus development time plot is given in
figure 4.

FiQure 4

Intensity Plot

and Thickness D•t•rmiriation
~2.

a.

ri~irui Rn
The development of several different exposure doses must be
done in order to create the curves.
Uafers were then exposed
with varying carriage speeds on the Ilicralign Projection System.
The thickness remaining points for each curve were marked on the
thickness ~iersus log exposure dose graphs and a correlating
exposure dose was determined.
The CE!1-388 material
FiQur. 5 CEM—3BB Spectral
is designed for use with 405
Characteristics
nanometers of illumination
although significant contrast
enhancement is said to be
—a.—
obtainable with the broad band
Perkin Elmer projection system.
(4c—3)
Figure 5 shows the
spectral properties of a 4000
I’
cSM4N
I
angstrom CEtI—366 film.
‘I——

EXPERIMENT
It was first necessary
to determine the exposure focus
of a five inch by five inch mask
plateholder in order to make an
RIT/A!U test mask for the Ilicralign
exposure tool •
This was accom
plished by doing a ‘step’ exposure
on the GCA Photorepeater across a
photographic plate.
The step
exposure involved changing the
focus after each exposure.

I
I

/

(nm~

After development, the images were evaluated to determine the
proper focus setting for that particular plateholder.
The
Elicralign projection system allows for ch nges in xposure dose
by varying the ‘carriage speed’ of the system.
The exposure
dose for this system is difficult to determine 0 an
approximation to another system was made.
(Note:
This is an
approximation only.
The spectral output of the two lamps
differs as well as the method of exposure
contact versus
projection.) The dose for the mask aligner was determined using
a radiometer to measure the intensity of the lamp output and
multiplying that by the exposure time.
(The Elicralign set up
does not allow for the placement of the radiometer at the
exposure plane without bypassing safty mechanisms.) A
determination of the contrast for Kodak 820 positive photoresist
was made by completeing thickness versus log exposure graphs for
various development times.
The development rate monitor set up,
indicated in figure 6, used a Helium—Neon laser and a
bifribricated fiber optic cable which at one end is attached to
a wafer to be developed and at the other end to a plotter of
relative intensity versus time.
—

Figure 6

Development Rate Monitor
Experiment Set Up

The photoresist was coated at 5000rpm for thirty seconds
and convection baked at 85C for twenty minutes for all
experiments.
Uafers were also processed at the same time using
the Ilicralign projection aligner with varying carriage speeds.
Thickness versus carriage speed curves were completed and
compared to the curves obtained with the mask aligners.
This
was done to develop a relationship between the exposure dose and
carriage speed for the Elicralign system.
Next, the CEfl—388 was
tested using the same method
Figure 7 CEM—3BB Coating
in order to determine if the
Characteristic
material improved the measured
contrast of the photoresist.
The CEll was static dispensed
onto the wafers and spun at
4000rpm for thirty seconds
resulting in a film thickness
of approximately 4000 angstroms.
(4c—3)
Figure 7 is a graph of
CEI1—368 coating characteristics.
“The resulting film will be
somewhat tacky (adhesion of the
wafer to the mask occurs if
contact printing is attempted),
e€ED ~P4
but the wafer must not be baked
further while the CE!l—388 is on
the photoresist.” C4c—3)

I

/2~.t

REBULTS/D I BCUSS I ON
Difficulty was encountered in determining the focus for
plateholder 0309561 on machine 01795—07.
The projection
assembly was not seating properly in the column during the step
exposure of the mask.
This was overcome and the focus was
determined to be .081625.
Thickness versus log exposure curves for Kodak 620
positive photoresist are plotted in figure 8.
Figure B

Resist Thickne

v.r us Log Exposure
f or Varying Developm nt Times

LOG CXPO5LJfiC
Notice,
11 of the curves have approximately the same slope at
the flat line portion of the curves.
The intersection points of
the normalized thickness for each carriage speed were marked on
the graph and a correlation between two carriage peeds with an
exposure dose was determined as follows:
carriage speed
log exposure
600
1.55
450
1.65
A similar experiment was attempted with the CE!1—386 and
using Kodak 820 photoresiBt~ without CEll as a control.
At this
time, the micralign system was not functioning so only the
‘contact’ mask aligner was used.
Since contact of the mask to
the CEll would result in adhesion, the wafers were not exposed
through a clear mask but placed on top of the mask holder and
exposed directly.
The CEII—388 donated was dated 11/6~.
The guidelines for
use of the material (4c—3) state a shelf life of three months at
room temperature.
High humidity and high temperatures may
create a loss of contrast enhancement effectiveness, while at
low temperatures, a precipitate will form. (4c—3)
Another adverrsit.y was encountered with the
unavailability of the 934 developer which had been used up to
this point to develop the Kodak photoresist.
A Shipley
developer was substituted in an attempt to salvage the
experiment.
Gross lifting of the resist occurred and none of
the relative intensity versus time plots were of use.
SUMMARY
Sufficient testing of the Contrast Enhancement rlaterial
A method of determining the
exposure dose of the rnicraligri system is required.
Fresh CEll
material should be obtained and the patterning of a positive
resist system with the CEll could be compared with a ‘control’
(without the CEll) by evaluation of the resulting profiles under
a scanning electron microscope.

could not be made at this time.
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A LOW FPEQUENCY C-V MEASUREMENT TECHNIQUE AND ANALY5IS
FOR SURFACE STATE DENSITY D~7rh~HMINATI0N
by
Gregg R. Myers
5th Year Microelectronics Student
Rochester Institute of TechnolOgy

ABSTRACT

A flexible low frequency measurement system was
set up for providing high quality low frequency
C-V curves suitable for analysis and a method is
described to analyze the low frequency C-V
response for surface state density calculations.
This
method W&5 used to calculate surface
densities over a large portion of the band gap
for several MOS capacitors.
INTRODUCTI ON
The response of a tios capacitor to high and low frequency AC signals
superimposed over an applied DC voltage is well documented. Several
different techniques including the use of a “lock~in” amplifier and
the use of -a quasi-static technique have been used to obtain
reliable low frequency c-v graphs suitable for analysis tl]12). The
low frequency response is generally more difficult to obtain than
the high frequency response. This is due to the fact that most MOS
capacitors have such a slow minority carrier generation rate that
probing frequencies of around 10 Hz or lower are needed to yield a
true low-frequency c-v response. If the probing frequency is not
low enough, the experimenter instead sees a c-v response which lies
somewhere between the true high frequency and the true low frequency
response.
Kuhn has obtained good results for ‘ow-frequency c-v curves using
the “quasi-static” technique.
This technique employs a slowly
varying linear voltage ramp and an electrometer. This technique is
termed “quasi-Static” because there is no superimposed AC signal
applied to the gate of the MOS device, only a slowly varying DC
voltage.
A typical low frequency c-v measurement system might
resemble the system shown below:
t” os

Figure 1
Typical Low Frequency
c-v Measurement System
/3/
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In this system the linear ramp to the 1105 capacitor causes a
current, 10, equal to C’~(dv/dt) to be introduced t the input of an
ampiltier. The amplifier is configured as a current to voltage
converter and causes a voltage, Vo, to be introduced at the output
of the circuit and is given by:
Vo.
K,klo
(1)
where K is a constant related to the amplification factor of the
amplifier.
Unfortunately, most 1105 capacitors have capacitances on
the order of a hundred picofarads or less and therefore the output
voltage needs to be amplified considerably to obtain a reasonable
output signal for Vo. This requires an amplifier with a high input
impedance which is capable of operating with an extremely low bias
current. Instead, an electrometer can be substituted for the
amplifier such as the Keithley 600A. This particular amplifier has
an input impedance of greater than 10E15 ohms and is capable of
•easuring current to 1OE-]2 Amps.
Once an accurate method for measuring the low frequency c-v response
is available,
everal useful parameters can be extracted from the
results. For example, Castagne El) has shown that the interstitial
trap
density for a 1105 capacitor in the energy range from
accumulation to the onset of inversion is given by the equation:
C~cCt~
C~Ccx
(2)
—

C.xCi.v

-

—

C~e_C~

Where cox is the oxide capacitance, Clf is the measured low
frequency capacitanCer and Chf is the measured high frequency
capacitance. The problem with this technique is that the surface
state density2 can only be calculated over a very small portion of
the energy gap. A better technique allows for the comparison of the
actual measured low frequency c-v response to the ideal low
frequency c-v response.
This technique is derived from
the
following model which is valid for any 1105 device maintained in
thermal equilibrium:
• Figure 2
Model Of 1105 Device Maintained
oe~~

•

~~MlC.D~C’P~.

In Thermal Equilibrium

In this model Cox refers to the oxide capacitanCe~ while Cac is the
ideal
low
frequency capacitance and Css is the capacitance
introduced by the surface states. It is therefore evident that if
the oxide capacitance and the ideal low frequency capacitance is
known, then the surface state capacitance can be calculated.
In
order to do this one must first convert applied gate voltage to
surface potential. The equation is given by:
(3)

/3’~-
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The const&nt,~Ps, is d t rmiiied J~y pluttizzy capacitance V~s surface
potential for both measured arid ideal low frequency C-V responses.
The constant is equal to the difference that the measured plot of
capacitance vs surface potential needs to be shifted (in terms of
surface potential) to agree with the ideal curve in
strong
accumulation
and
inversion.
Now
the actual surface state
capacitance as a function of surface potential can be calculated by:
~\]~ (L1)~’)
C~cui~c~ (q~)
~ (¾~
(4)
q
—

In order to use this method for obtaining the surface state density,
it is necessary to know the ideal low-frequency C-V response.
Several computer programs are available for this calculation thereby
simplifying the technique somewhat.
This report analyzes some low frequency c-v measurements made at RIT
and shows how the aforementioned equations can be used to calculate
the surface state density for MOS capacitors.
~PERI!€NTAL

The following experimental set-up was used to obtain
C-V plots to be used for analysis:

low

frequency

Figure 3

Experimental Low Frequency
C-V Measurement System

Shielded coaxial cable was used for all connections.
The ramp
generator was taken from a high frequency C-V measurement system
currently in use at RIT. Some initial tests of the circuit with
discrete capacitors indicate that there is some added capacitance in
the system which makes the measured current on the electrometer
larger than what is should be. To compensate for this error, the
oxide capacitance, Cox, is measured with a commercial capacitance
meter and the actual measured results obtained from the electrometer
are set to this value. Thus a ‘conversion factor’ between measured
current on thR p1pc~trnmpt~r Rnd actual capacitance is determined.
Low frequency C-V curves should also be measured with a light shield
over the device under test. The implications of not using a shield
will be discussed in the RESULTS section. This is very j~portant if
the measured c-v response is to be used for surface state density
determination. The chassis ground connections on the chart recorder
should be disconnected from the common inputs for the X and Y
terminals on the recorder. The reason for this is that oscillations
are somehow set up within the measurement system, probably due to
feedback imposed by unwanted ‘ground loops’.
Disconnecting the
chassis ground from the chart recorder leaves the chassis of the
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recorder electricallY Mfloatingu and appears to correct the problem.
If this step is not done, a pulsing output appears on the
electrometer and C-V measurements are impossible to obtain. Leaving
the chart recorder ‘floating’ may be a source of added stray
c pacitance which should be taken into consideration when evaluating
the resulting low frequency c-v response.
The capacitors used for obtaining the c-v responses in this
experiment
were
fabricated at RIT by Gary HeinenkamP.
All
capacitors measured here were fabricated Ofl <iii> P-type silicon and
had a gate area of approximately lXlO’ square micrometers. The
capacitors are intentionally very large in order to make the output
current, lo, larger since the larger currents are asier to measure
using the available equipment.
RESULTS/DISCUSSION
Several low-frequency c-v responses were obtained using the set-up
in Figure 2.
An interesting side effect ~f measuring the low
frequency c-v curves is the effect of ambient room lighting Ofl the
results. The effect on the c-v response is shown below:
Figure 4
3

Experiment C-V Response
.a

t

The difference between the two curves
is
related
to
the
electron-hole pair generation in the semiconductor caused by ambient
room light. Obviously one should shield the MOS capacitor from all
light in order to obtain accurate results for surface state
densities.
In order to obtain the surface state density for the tios device, it
is first necessarY to relate the applied gate voltage tu surt ace
potential for both the ideal and the measured low frequency C-V
curves. This is easily done by utilizing equation
and employing a
graphical technique. The graphical technique is shown below:

hi
/I
—

If the measured

~4I~

c-v

Figure
~

\..~

results

-

are

I3p~’

Graphical Technique For Determining
Surface Potential As
A Function of Applied Voltage
entered

into

a

computer

then

numerical integration techniques could be utilized inst ad. The
ideal low frequency capacitance, Csc, can now be determined as a
function of surface potential by utilizing equation . A plot of
capacitance vs surt ace potential for the measured and
ideal
responses is shown below:
Figure 6
ii

Calculated Surface Potential

_

Vs Applied Voltage
Now the surface potential can be determined since the difference
between the ideal curve and the measured curve (in capacitance) is
l/q times the surface state density.
A plot of surface state
density vs surface potential calculated from the above results is
shown below:
Figure 7

K’

S

‘,

Surface Density Vs Energy
•g
,_...

—

I

(..,)

The results of the measured low frequency C-V response are dependent
on how accurat.ely the true capacitance of the 1105 device can be
determined from the measured current flowing through the device. As
previously mentioned, the system used in this experiment had some
stray capacitance inheritant to the leads connecting up the various
components of the system and the fact that the chart recorder was
left electrically “floating”. Since the the oxide capacitance of
the measured low frequency C-V response was set to the value
obtained using a commercial capacitance meter the results are also
dependent upon the accuracy of that piece of equipment. Discrete
capacitors were measured using the commercial meter and the measured
values fell within the 10 percent tolerence values given to the
capacitors by the manufacturer. The results for the surface density
calculations are at least comprable to that obtained by Kuhn in his
paper EU and (since no other method was currently available to
compare the results obtained here) are accepted as being accurate.

Page 6
CONCLUS I ONS

The low frequency measurement system described in this report is
much more flexible and provides better results than the existing low
frequency C-V measurement technique currently in use at RIT. It has
also been shown that the low frequency c-v response can be utilized
to determine the surf cc state density for a given 1405 device.
The
implications of being able to accurately measure surface state
density are that 1405 fabrication processes might be modified in
order to reduce the surface state density.
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PROCESS tIEVELOFMENT FOR A
MULTI-LEVEL METAL PROCESS

By
Robert M.. Newcomb
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
Preliminary work on multi—level metal
processes using
photosensitive polyimide,
Kodak 820 resist, Shipley
1400-27 resist, Pyralin polyimide,
spin-on glass and
evaporated silicon monoxide was reviewed.
The results
of this analysis yielded some problem areas which were
the
foundation
for this work.
ResLLlts from an
aluminum/spin—on glass/aluminum process
show
that
spin-on glass is a viable dielectric material and that
some work is needed to optimize the process.
INTRODUCTION
Cost efficiency is an important ingredient in the business
world
including
the semiconductor
industry.
Production costs of an
integrated circuit are directly related to the packing density
obtainable in the process.
Processes have evolved to manufacture
devices w~th micron dimensions yet the metallization techniques
lagged behind,
causing a limitation in the packing density when
single level metal was used.
To solve this problem,
multi-level
metals were
introduced which
allowed
for a major increase in
packing density.
This is illustrated in
Figure
1
below which
compares the same circuit with single level metal to a two level
metal design.
The two level metal layout consumes approximately
forty percent less area than the single level design
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FIGURE 1:

Comparison showing savings in chip real
estate for single level vs.
2—level metal.
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An added benefit is the increase in circuit performance with
regards to the time constant involved. A single-level metal
involves the routing of metal traces through long stretches in
order to make all connections without crossing paths. With the
advent of mutli-level metal, traces were decreased in length
which decreased the response time of the circuit El]. This is
shown below in Equation 1:
RC

=

(rho

~k

L

~ K) I T

(1)

where rho is the sheet resistivity of the metal trace, L is the
length of the metal trace, K is the dielectric constant and T is
the dielectric thickness.
In order to use a multi—level metal process, glasses and resists
were utilized as the dielectric layer. The properties of these
dielectrics also affects the performance of the circuit.
For
example, the breakdown voltage of the insulator must be able to
withstand the voltages required to operate the device.
The
ability to etch via contacts through the dielectric so that
connections can be made reproducibly is also important.
Other
important parameters include step coverage and the uniformity of
the insulator across the wafer and adhesion of the dielectric to
the substrate and first layer metal.
Test structures are crucial in the evaluation of a new process
and its usefulness.
Two parameters of interest are dielectric
breakdown and via resistance. This meant that test structures
had to be-included which would test these propertie5 In order to
accomplish this, the breakdown of the dielectric will be tested
using the device cross-section shown in Figure 2.
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FIGURE 2:
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Cross section of Breakdown structure.

A voltage is applied to the second level metal while the first
level metal is connected to a ammeter. Nhen a predetermined
current is measured in the circuit, this indicates the dielectric
breakdown voltage which is equivalent to the applied voltage to
the second level metal.
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A second property is the ability to etch via contacts into the
dielectric layer to allow interconnection between the two levels
of metal. To test vias incorporates the use of a via chain.
A
via chain consists of alternating first and second level metal
runs connected through vias. A via chain cross-section is shown
in Figure 3 below:

~ ~
~‘J~-

FIGURE 3:

:

\

Cross section of Via Resistance structure.

By connecting enough of these vias into a chain formation, the
resistance
can be measured.
It can be assumed that the
resistance is mainly due to the vias and therefore can determine
the single via resistance by dividing the total resistance by the
number of vias. The use of different size vias will result in a
change in the via resistance of the chain if all other parameters
remain the-same. The via resistance of the single via can be
used to mfnimize the voltage loss through the via. For example,
if the Burn via offers a resistance ten times higher than the l2um
via, it would be wise to design l2um vias to minimize the voltage
loss.
Previous work was performed by other RIT students to determine a
two-level metal process E2,3].
The work was beneficial since
they do indicate problem areas which were encountered by these
students.
Chris Knaus incorporated photosensitive polyimide as
the dielectric layer.
This process resulted in vias with
extremely high resistance which would nullify their practical use
in a multi-level design. Eric Westerhoff attempted to compare
various dielectric materials to determine which one worked the
best. The experimental work uncovered many problem areas with
the main one being adhesion failures of the dielectric material
during second level metal deposition.

1~~

~cPERIMENTAL
The process design involved much consideration as to the decision
of which dielectric material to use. The final two candidates
were ACCUGLASS Spin-on Glass 103 14,5] and Kodak 820 Resist 16].
The final decision was to use the Spin-on Glass since Eric
Westerhoff found it to give the best results in his work.
The
substrate that was used was three inch wafers (100) of n-type
silicon with a resistivity of three to eight ohm-cm.
The basic
process that was utilized is outlined below:
a) Deposit first level metal at approximately 2500A.
b) Pattern and etch the first level metal.
C) Spin-on SOG at various spin speeds for 30 seconds.
d) Cure the SOG on 3-zone belt oven for 45 minutes at:
Zone 1 = 190C
Zone 2 = 300C
Zone 3 = l9OC
e) Pattern and HF etch the vias.
f) Deposit second level metal at approximately 2500A.
g) Pattern and etch the second level metal.
The spin-on glass was coated at five different spin speeds in
order to investigate the effect of dielectric thickness vs.
breakdown voltage. The spin speeds used are given below in Table
1 with the approximate thickness obtained from the data sheets
15].
Spin Speed (rpm)
1000
2000
3000
4000
5000
TABLE 1:

Thickness (Angstroms)
2000
1680
1350
1150
1020

Spin speeds used to coat SOG layer.

The test design consisted of nine breakdown structures and four
via chains with 600 vias per chain.
The dimensions of the
structures are given below in Table 2.
Via Chain Dimensions
5uiu
8um
bum
l2um
TABLE 2:

Breakdown Dimensions
5um
Bum
bOurn
l2um

l5um
2Oum
3Ouiu
4Oum
5Oum

DimensiOns of the test structures.

)4ô

RESULTS

Final test of the devices produced mixed results. The via chains
were tested and the resistances were in the five megohin region.
This can be attributed to the fact that the first level metal was
deposited onto the silicon substrate therefore providing the
large resistance measured.
The original process should have
included a oxidation step so that the first level metal is
insulated from the silicon substrate.
The breakdown voltage structures produced results that were
expected from the start. Of the five different spin speeds, two
of them (1000 and 2000 rpms) did not work.
This can be
attributed to the fact that very low spin speeds typically result
in nonuniform film coating which would pose a problem with step
coverage in a two level metal process. The other three spin
speeds provided adequate coverage and allowed for the measurement
of the breakdown voltage. The measured data is given below in
Table 3:
Spin speed (rpms)
Breakdown Structure
Dimension
50
40
30
10

3000

urn
urn
urn
urn

21.0
16.4
17.4
21.4

-Average

4000
V
V
V
V

19.0

TABLE 3:

15.6
14.4
18.0
11.6

5000
V
V
V
V

14.9

12.8
14.0
11.4
8.2

V
V
V
V

11.6

Breakdown voltage data.

The breakdown voltages listed above are plotted below in Graph 1:
~~KOOWN VOLTAGE

vs.
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GRAPH 1:
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Breakdown voltage vs.

dielectric thickness

Many problems were encountered during the production of the mask
set.
The third mask that was used had some major problems in
that it was yellow, the geometries did not fully resolve and some

geometries were missing due to a pattern generator problem. To
compensate for this, it was necessary to
overexpose
and
overdevelop the third level imaging resist in order to produce
the needed geometries.

CONCLUS IONS
Overall, the spin-on glass is a potentially useful dielectric
material for a multi-level process. Further work should include
the study of:
a) Different curing methods to improve breakdO~Qfl voltages.
b) Via chain analysis using an oxide layer on the silicon.
C) Thicker metal to decrease the resistance in a via chain.
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THE PMOS R~t~ENCE LIBRARY
FOR THE RIT CALMA CAD SYSTEM
by
Sassan Nour
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
A reference library of PMOS structures was created
on the Calma. CAD system. The library contains NAND,
NOR, Inverter, ali~rzment marks, and contact pads.
The
ref errence library may be accessed by the users of the
system to assist them with their design projects.
The
cells have been previously studied and fabricated at
RIT’s department of microelectronic engineering El].
INTRODUCTION
A Calma GOS II system is an interactive graphics design
system developed specifically to handle input, manipulations
checking, and output of very large scale integrated masks. The
system uses a 32-hit minicomputer by Data General, called
Eclipse, as its basis of operation.
The computer features
memory mapping and floating point unit, giving fast response
and high system throughput in computational applications.
The
system also features a 300-megabyte disk storage module for the
drawings [2]. These and sonic other features of the system,
such as the on-screen menus, make Calma an ideal tool for the
design layouts of chips and complicated circuits of 300 or more
components.
The software package currently used for creating layouts
is called Integrated Circuit Editor (ICE.) Ice resides on RIT’s
VAX system and is accessed through graphics terminals on a time
sharing basis.
It is a relatively easy tool to learn.
Students who are first introduced to circuit design and layout,
mi~ht
find
ICE an ideal
layout tool. The Microelectronics
department plans on continuing the use of ICE as the layout
tool for cases where large number of users are involved and
cases where the project size is small.
However, for cases
where designs are more complicated and the number of components
is larae, the use of ICE becomes impractical. For such cases,
Calma GDS II provides a faster and easier design technique.
A reference library of structures can provide the users cf
the system with standard cells that they are able to use in
their desians. By choosina to do so, the desianer will he
saving

himself

time

in

wDrking

toward

his complex design,

without having to start from scratch.
One well established technology is 10 micron PMOS using
projection
alignment
and
silver halide masks.
In the
microelectronics industry, NMOS technology is common because
the greater mobility of electrons permits smaller channels and
higher frequency response. However, FMOS rather than N1IOS, is
used at RIT because of the undesired contribution of the non
ideal factors involved in processing of our circuits.
This
causes
a neaative shift in the threshold voltage of a
transistor.
In the case of an enhancement mode NMOS, the shift
causes the threshold voltage of the transistor to be negative.
This is similar to depletion mode NMOS with Vt<0, where a
negative voltage is needed in order to turn off the device.
Therefore, the NMOS transistors fabricated at RIT are already
on at zero applied potential.
The fact that an ideal PMOS
transistor has a negative threshold
voltage
makes
the
contribution of the negative shift less significant (the
polarity does not change.) [3,4)
A PMOS reference library on the Calma system was created
in order to initiate the use of Ca].ina as a layout tool. The
reference library contains the simple
logic
gates--i.e.
Inverter, NOR arid. NAND gates-—necessary for the creation of
PMOS digital circuits.
Other logic gates and devices can be
created by combining these units in specific arrangements. For
instance, an AND aate is created by connecting an inverter to
the output of a NAND gate. Similar approach is taken in the
creation o~ logic gates such as NORs and ORs.
Multiplexors.
decoders, and counters,
iust to name a few, can be created
through metali~ation patterning of arrays c’f logic gates.
Also included in the reference library are contact pads
and alignment marks.
Alignment marks ensure the correct
alianment of production masks.
Contact pads provide for easy
access of ports for testing purposes.
E’CPER I MENT
The GDS II
“self-study course”
information necessary for learning
Seven tapes arid the manual for the
commands
project.

and

the

system

by Calma £5] provided
to operate the system.
GDS II introduced the
functions that were needed for this

The PMOS cells created for

the

Calina

reference

library

have been previciusly
simulated and characterized by Robert
Pearson £1].
The width-to-leriath ratios
of
each transistor
involved
in the dezi~ns of the gates rreviouslv mentioned are
discussed by Mr.
Pearson, and their siar~ificance in the
rise
arid fall time of the sicnals are mentioned.

In all designs, the minimal 10-micron design rules were
observed [6].
In addition, the size of the logic gates were
kept about the same for all of them so that they can be easily
placed in the designers’ arrangements.
Power and ground
terminals are made available at the top and bottom of the
cells, and the input and output terminals are provided at the
sides of the cells.
RESULTS / DISCUSSION
The collection of structures in the PMOS reference library
consists of a saturated enhancement mode load inverter. Nor and
Nand gates, alignment marks for all four layers--diffusiOn.
thin oxide, contact cuts, metal,——and two versions of contact
pads for chips of 1900 x 1900 utn2 size.
The schematic and
layouts of these structures are shown on the following page.
A designer may use the contents of the library by
attaching the reference library to his personal library. To do
so, he would issue the following commands
OPENREF1 <CR>

computer will respond
the user responds

Rt~XENCE LIBRARY 1 NA!~:
PMOSLIB (CR>

Once the reference library is attached,the designer may use the
contents or the library from his own personal directory without
having to permanently store its contents.
Upon completion of work, the designer may detach the
reference library from his personal library by entering the
command OPENREF]. one more time with no name attached and
hitting the carriage return.
In order to keep consistant with the designs of the PMOS
library, the designer should assign the following layers to the
four corresponding PMOS layers:
Diffusion:
Thin Oxide:
Contact cuts:
Metal:

Layer
Layer
Layer
Layer

#1
#2
*3
*4

The user must be aware that unless specified by

him,
the
“0~’ to the layer number.
Colors and shading! may be assigned to each layer according to
t~e designer’s preferences.
These, unlike the layer number
identificat~On5, are not permeriant and may be
chanaed at any
systet~

will

automatically

assign

time
without
effecting
the
cotnpatabilitY
of
lihrarieS~the personal and the reference libraries.
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The user of the reference library also has the flexibility
of modifying the overall size of a structure to fit his needs.
Calina allows for the magnification of the structures without
changing the proportions of the individual elements with
respect to one another. For more information on this topic,
the reder may refer to the revised version of the user manual
by J. F. Wenzel £7].
CONCLUS I ONS
The creation of the PMOS reference library on the Calma
system gives the department of microelectronic engineering a
starting point for using Calina as alaycut tool.
The elements
beli~ved to be most essential for a library of this type were
created. However, this does not mean that the collection is
complete.
Future desigfl work can be performed to increase the
contents of this library to include more complex structures.
ACKNOWLEDGEMENTS

I would like to thank Rob Pearson for providing valuable
design information; Dr. Lynn Fuller for his suggestions; Scott
Blondell for providing literature on the Calma CAD system;
Thuck Smith for his assistance with layouts; and Mike Jackson
for his support and supervision of the project.
R~ENCES

1. “PMOS Digital Structures,” Robert Pearson, May 1986.
2. “Calma CHIPS GDS II Product Specification,” release 4.0,
19B2.
3. Robert Pearson, Microelectronics lecture notes, Summer
quarter 1986.
4. David Pearlman, Electronics II lecture notes (revised
edition,) May 1985.
5. “The GDS II self-study course” by Calma.
6. ICE user manual, compiled by the RIT microelectronic
department, 1985.
7. “Calma System CAD user Manual,” J. F. Wenzel, Senior
Research Prc~ect, Nov. 22 1986.

/L/7

GROWTH OF ANODI C A1203 Films

by
Bruce Parmelee
5th Year MicroelectrOnicS Student
Rochester Institute of Technology
ABSTRACT
The anodic oxidation of Aluminum (Al), which Is a low
temperature process, was used to form an aluminum
oxide (A1903) film for use as an Insulating layer. The
anodizat1~nWaS done In a diluted, approximately 1O~ b
volume, sulferic acid solution (H2S04). Constan
anodization voltages of 10, 15, an~ 20 volts, were
maintained to obtain layers of Al~0~ rangtng In
thickness and refractive index from 3373-4077A and
1.46-1.95 respectIvely.
INTRODUCTION
Several methods for creating an A1203 films are plasma-oxidized
A1203, CVD-Al203, and anodic A1203.1 The anodic oxidation of aluminum is
easily accomplished by the use of an electrolytic cell. The electrolytic cell
used contained a aluminum anode and lead cathode. For this process the cell
was filled with an elecrolytic solution of 112504 and a constant voltage
maintained ac-foss the electrodes. Hydrogen Is liberated at the cathode and
the oxygen combines with Al at the anode to form a A1203 film.
Many parameters effect the growth and uniformity of the A1203
film. Control of the anodization process should aim at constant voltage.2
The formation of a barrier layer will Increase the series resistance of the
cell and cause a decrease In the current density for a constant voltage.
Close temperature control is important since the current density
and the rate at which the film is dissolved by the electrolyte alter markedly
with temperature. As the temperature of the electrolyte rises Its viscosity
and resistance decrease leading to an increase in current density. This will
alter the uniformity and growth rate of the film. Control to within plus or
minus one degree celsius is imperative for consistent results.2 To disperse
the heat generated during the anodization process efficient agitation is
needed.
The concentration of the acid in the electrolyte effects the
dissolution of the aluminum anode as well as the porousity of the resulting
Al203 film. The dissolution of aluminum increases with increasing acid
strength. The films produced In a strong electrolyte tend to be more

C

porous, softer, and more flexible than those produced in weaker
electrolytes.
The time of the anodization process will effect the film thickness
and content. Longer anodization times will produce thicker films for a given
thickness of aluminum. If the reaction Is allowed to go to completion
substrate material will be Incorperated into the film altering its
properties.
EXPER I MENTAL
The anodization cell used consisted of an aluminum bottom plate
and a teflon top plate between which the wafers could be placed as shown In
Figure i.~ A rubber 0—ring was used between the wafer and the teflon top
plate to contain the electrolyte.
Figure 1.) Anodization cell
~~LI
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The aluminum anode had an area of 5.5 cm2 exposed to the electrolyte. The
cathode, which was mounted to the teflon top plate, consisted of a 5.0 cm2
piece of lead foil.
N-type <iii> wafers, 3.5-6.6 ohms per cm, were coated with
2500A or Al using an evaporator. Then the aluminum was anodized in a 10%,
by volume, sulfuric acid solution. Voltages of 10, 15, and 20 volts, were
maintained across the electrodes. Current densities ranging from 36.8 to .3
mA/cm2 were recorded. Agitation was supplied by a pipet in order to
reduce any local heating effects. The temperature of the electrolyte was 23
degrees celsius and no change was observed during anodization. The
electrode spacing was kept at 1 centimeter throughout the experiment.
The thickness of the A1203 films were determined using a
Gaertner Li 17 ellipsometer of wavelength 6328k The C—V characteristics
of the film were plotted after evaporating metal on top of the A1203 film
to form a capacitor.
RESULTS/DISCUSSION
For each of the anodizing voltages the current density decreased
as the anodization proceeded. The current density for each anodizing

voltage plotted as a function of anodization time can be seen In FigUre 2.
FIgure 2.) Cathode current density as a function of time
CRTHDD~ CIJPPENT DENSITY va Tj~
for 10,15, and 20 ~oL%.

The decrease In current density Is due to the formation of the
A1203 film which increases the series resistance of the electrolyte. The
current density reaches a point where it remains constant signaling the
completion of the reaction. Since the final resistance values for the
solution, given by ohms law V/I, are approximately equal It appears that all
of the aluminum was reacted.
The films produced exhibited nonuniform growth across the wafer
represented by the formation of a rainbow of colors as shown In Figure 3.
The film formation began at the point closest to the supply voltage and
proceeded to traverse across the wafer. Since the measured thicknesses are
seen to be a~roximatelY equal it appears that all of the aluminum was
converted to an oxide. The largest variation In thickness from wafer to
wafer was i000k The refractive Index was also found to vary wafer to
wafer and across the wafer. The variation In color across the wafer could
be the result of varying refractive Indices due to nonuniform growth and
film content.
FIgure 3.) Color variation across the wafer
thickness
A3,980A

The deposition and sintering of backside aluminum on the n-type
wafers will form a p—n diode. Therefore the C—V plots will show
nonidealitleS. A C—V plot is shown in Figure 4. The plot shows the
generation of minority carriers due to room light on the uppermost curve.
The depletion of the surface is depicted, in the lower curve, by the decrease

In capacitance. To improve the results of the C—V tests p-type wafers
should be used to form a ohmic back contact. By producing several
capacitors of different areas It would be possible to determine the
thickness of the grown A1203 film.
Figure 4.) C—V plot
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SUMMARY

The anodic oxdizatlOfl of aluminum in a I~I2SO4 solution produced
A1203 films of varying thickness. The growth rate was found to be higher
for higher electrode potentials corresponding to a faster decrease In
cathode current density as shown in Figure 2. The films produced exhibited
nonuniform growth across the wafer which is not understood at this time.
The C—V plot of figure 4 shows the depletion of the silicon surface Is
possible, and that Al203 could be used as an insulator.
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IMAGE REVERSAL WITH AZ5214E PHOTORESIST
FOR ETCH AND LIFTOFF
By
Michael A. Ryan
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
Aluminum pattern definition was evaluated using AZ5214E
photoresist in conventional positive and image reversal
modes. Wet etch end liftoff strategies were examined
for each photolithographic process. Defect density as a
function of feature size is given for each process, and
yield versus area is projected.
It was determined that
Image reversal processing yielded a lower defect density
than conventional
resist processing for both etch and
liftoff processes.
iNTRODUCTION
Image reversal of a positive photoresist has generated much
interest among users of optical positive photoresists for
integrated circuit fabrication. An image reversal process would
facilitate a conversion of light field masks to dark field masks
where positive photoresists are being used.
Optically, this
reduces light scattering, and minimizes image sensitivity to
particulate contemination.E1)
Figures Ia and lb illustrate photoresist imaging with
conventional
positive photoresist.
For some production steps
(e.g. oxide, contacts, and implant), the image obtained by
using a dark field mask is required.
For other processing
steps, (e.g. polysilicon and aluminum), photoresist lines are
needed to mask the etching process.
Imagine several particles
scattered randomly on both of the masks shown in Figures la and
lb.
Clearly, particulate on the light field mask has a higher

FIGURE 1
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FIGURE 2
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probability of blocking light than the same particulate would on
the dark field mask. Figures 2a and 2b illustrate how an Image
reversal process could be used to provide negative tonal images,
facilitating a conversion of light field masks to dark field
masks.
A second advantage of an image reversal process Is the
profile
control
that is available.
By choosing process
parameters, photoresist profiles of less than 90 degrees,
verticle, and greater than 90 degrees may be obtained.[2) It is
this latter, ‘negative slope’ that provides a useful
lift-off
structure, and Is easier to construct than a multi layer resist
strategy.
LIFT-OFF

~.-~7’L—~7L..-21
~

FIGURE 3
Photoresist profiles
for lift—off

Figtjre 3 illustrates the photoresist profile for positive
and reversed positive resist.
Note that for the positive
process, the profile angle is less than 90 degrees.
During
aluminum deposition for
liftoff, aluminum may deposit on the
resist sidewall, leaving residual material after the resist has
been dissolved away. The reversed process can yield a profile
angle which is greater than 90 degrees. The sidewall
is then
shadowed from metal deposition, resulting in a cleaner liftoff.
However, an image reversal liftoff process uses a light field
mask, and defect density attributed to contamination on the mask
is expected.
Currently three methods for image reversal of conventional
positive photoresist are used In industry.
The monazoline
process[3) is realized by dissolving monazoline into photoresist
prior to coating.
Ammonia vapor priming may also be used
following exposure. Both these processes are used to induce a
decarboxylatton of the exposed areas of the film, yielding a
non-photosensitive indene of low solubility In
developer.
Additional
equipment and chemicals are required for both of
these processes. £4)
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Image reversal may also be achieved by employing AZ5214E
positive photoresist. AZ5214E can be used in an image reversal
mode by treating the resist with a bake following exposure.
No
flood
exposure
Is required; no additional chemicals are
required. The mechanism for image reversal in the 5200 series
appears to be one of crosslinking rather that decarboxylatiOn.
For the base Induced decarboxylatiOfl mechanism, the dissolution
rates of unexposed positive resist and decarboxYlized resist are
relatively the same; a flood exposure is used to provide en
appropriate solubility ratio. The exposed regions of the 5200
series, when given a heat treatment, become much less soluble
than the unexposed regions of the same material. This suggests
a dramatic increase In molecular weight in the ‘reversed’ areas,
probably due to crosslinking. An additive, similar to malamine,
Is most likely in the resist formulation. The additive, in the
presence of heat and H+ crosslink the novalak. See Figure 4.
The purpose of this investigation was to determine the
defect density reduction,
if any, that would be achieved by
conversion of light field masks to dark field masks.
Secondly,
the defect density reduction that would be achieved by using an
Image reversal process for liftoff was studied.
EXPER I MENTAL
Two masks were fabricated for the project. The layouts of
the masks were identical, but the masks were tonal opposites.
The masks patterned test structures to electrically probe
aluminum linewtdth for 3,5,10,15,20, and 30 urn lines. Also,
test st~uctures for each of these linewidths, (feature sizes) to
determine a defect density for electrical shorts and opens, were
included. See Figure 5. The areas for each of these test
structures are given in Table 1.

AZ5214

pROCESS
EXPOSE

\~

FIGURE 4

////
SAKE

The AZ5214 process for
125CC

DEVELOP
DEVELOP *2424K (21)

_-

AZ424K (~onc)

positive (left) and
negative (right) images.

TABLE I
Feature Size Test Area For WILMA Test Chip
Feature size
Test
Area (um~2)
3

short
open
short
open
short
open
short
open
short
open
short
open

5
10
15
20
30

5,100
5,850
21,875
32,025
52,200
101,900
61,875
77,700
50,000
84,600
122,400
230,700

FIGURE 5
TEST STRUCTL~ES

Once the aluminum had been patterned using positive and
reversed resist, several
die were probed to determine defect
density for each feature size.
Knowing defect density as a
function of feature size, Yield vs Area curves may be obtained
using Murphy’s expression:
Y = (1/(1 + A*D))**N where A=chip area
t5)
D=defect density
N=number of mask levels
A wet silicon dioxide was grown 5000 A thick on 3
inch
(100)
silicon wafers, n type. Four processes, listed below,
were used to pattern aluminum on the substrates.
Full
process
detailsare found in Appendix A. Three (3) wafers were used for
each process.
1.

Positive wet etch (light field mask)

2.

Reversed wet etch (dark field mask)

3.

Positive lift off (dark field mask)

4.

Reversed lift off (light field mask)

Following processing, twenty dice were sampled from each
process.
The defect density was then determined for each
feature size.
RESULTS
Defect density vs. feature size for wet etch is plotted In
Figure 6. The image reversal process, by employing a dark field
mask, yielded as much as fifty percent fewer defects than the
conventional positive process.
In Figure 7, defect density vs.
feature size for the lift—off process is plotted.
Once again,
the image reversal process had a lower defect density than the
positive tone process, most likely due to the profile angle.

DEFECT DENSITY VS. FEATURE SIZE
ALUMINUM PATTERN DEFINITION (ETCH)

-?-

15

DEFECT DENSITY VS. FEATURE SIZE
MINUM PATTERN DEFINITION (LIFT—OFF)

15

FEATURE SIZE (MICRONS)

FEATURE SIZE UIICRONS)

Overall, the reversed wet etch process was the cleanest.
The image reversal lift-off process had similar defect density
to the positive tone etch process.
It is believed that this
defect density is driven by the use of light field masks on the
contact printer. The image reversal process exhibited better
resolution; three micron lines were Imaged with difficultY. The
conventional positive process could not resolve three microns.
CONCLUSION
For pattern definition of aluminum and polysilicon, a
image reversal process using AZ5214E photoreSist, employing dar
field masks was shown to produce fewest defects.
As much as
fifty percent fewer defects were found at 5 micron feature
sizes, which may aid j~ reducing geometries using silver halide
masks.
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APPENDIX A
PROCESS DETAILS
Positive Etch

Negative Etch

1.
2.
3.
4.
5.
6.
7.
8.
9.

1.
2.
3.
4.
5.
6.
7.
8.
9.

Dep 1500A Aluminum
Coat 1.4 urn AZ5214
Softbake 90C 45 sec
Expose 30mJ/cm~2
Develop AZ424K (2:1) 30 sec
Measure/Inspect
Hardbake 140C 45 sec
Aluminum Wet Etch 35C
PR Strip

Dep 1500A Aluminum
Coat 1.4 urn AZ52 14
Softbake 90C 45 sec
Expose 45mJ/cm~2
Post Exp Bake 125C 30 sec
Develop AZ424K (conc) 30sec
Measure/Inspect
Aluminum Wet Etch 35C
PR Strip

Neg Liftoff

Pos Liftoff

1.
2.
3.
4.
5.
6.
7.

1.
2.
3.
4.
5.
6.

Coat 1.4 urn AZ5214/Bake
Expose 45mJ/cm~2
Post Exp Bake 125C 30 sec
Develop AZ4241< (conc) 30 sec
Measure/ Inspect
Deposit 1500A Aluminum
Liftoff (AZ1500 Thinner)

/ç2

Coat 1.4um AZ5214/Bake
Expose 30mJ/cm~2
Develop AZ424K (2:1) 30sec
Measure/Inspect
Deposit 1500A Aluminum
LIftoff (Acetone)

A FIVE MICRON, SELF-ALIGNED, POLYSILICON GATE CMOS PROCESS DESIGN
BY
JOHN P. SCOOPO
Fifth Year Microelectronic Engineering Student
Rochester Institute of Tehnology
ABSTRACT
The design of a five micron, polysilicon gate, CMOS process
is discussed.
A p-well approach was used with a <100>
oriented n-type substrate as the
starting
material.
Calculations of the threshold adjustxnent dose and desired
doping level of
the p—well were based on a desired
threshold
voltage
of
-0.8 volts for the p-channel
transistor and 0.8 volts for the n-channel device.
The
desired doping levels of the sources and drains were based
on minimizing the parasitic
resistances and capacitances
associated with a MOS transistor.
SUPREM II was used to
determine the implant/drive cycles necessary to obtain the
required doping profiles and to simulate the oxide growths,
sheet resistances,
and
junction depths of the various
levels.
Simulation of
the electrical characteristics of
the NMOS and PMOS devices and the CMOS inverter was done
using SPICE.

INTRODUCTI ON
First introduced in 1963 by Warilass and Sah £1],
CMOS provides
both
n-channel
and
p-channel MOSFETs on the same chip.
Presently,
CMOS
is the dominant VLSI
technology
in
the
semiconductor industry due mainly to its low power consumption.
In addition, CMOS processes have been simplified so that NMOS and
CMOS
technologies are now comparable in complexity.
In fact,
modern complex CMOS circuits are designed ~ith more NMOS than
PMOS devices so as to enhance the effective speed of the circuit.
Another desirable quality of CMOS
circuits is
the
lower
susceptibility to noise
since the output voltage makes a full
swing between the positive supply and ground.
However,
CMOS
is
not without
its disadvantages.
CMOS circuits are vulnerable to
latchup and, when compared to NMOS, are slower in speed.
Latchup is a condition where high currents are conducted between
the positive voltage supply and ground causing the CMOS circuit
to cease functioning.
The CMOS
inverter
structure produces
parasitic
lateral pnp as well
as
lateral and vertical npn
transistors.
The collectors of each of these bipolar transistors
feed each others’
bases and together make up a thyristor (pnpn
device).
A crossection of a CMOS inverter along with a model
of
the
thyristor
is
shown in Figure 1.
If the thyristor becomes
biased appropriately~ an uridesireable effect occurs in the CMOS
circuit.
The collector current of the pnp supplies base current
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to the npn, arid vice versa in a positive feedback arrangement. A
sustained current then exists between the terminals of the
thyristor. That is, the current becomes latched.
This latchup
can only be terminated if the power to the thyristor is
interrupted.
The work reported here is the design of a seven level, 5um CMOS
process
that requires ion implantation arid chemical vapor
deposition (CVD) capabilities. A p-well approach was used for
two reasons.
First, it provides balanced performance of the
p—channel and n-channel devices because of two opposing factors.
The n—channel transistors have higher conductivity than the
p—channel transistors. However, this is compensated for by the
heavy doping of the p-well as compared to the n-type substrate.
Second, the p-well method allows for easier threshold voltage
adjustments.
Polysilicon was used as the gate material since it
is compatible with high temperature (>600 C) process steps as
opposed to the commonly used aluminum.
In addition, polysilicon
allows the use of a self—aligned gate process which, in effect,
reduces the overlap capacitances. The process also includes p+
and n+ guard rings which serve as channel stops.
These guard
rings also prevent latchup by diverting minority carriers from
creating the lateral IR drops needed to bias the thyristor.
Threshold voltages of 0.8 volts and —0.B volts for the n-channel
and p—channel devices, respectively, are desired.
These low
threshold voltages allow the circuit to be operated at relatively
low voltage supplies and provide a higher drain current for a
given drain voltage.

Figure 1.

Structures to illustrate lachup in CMOS [1].

~cPER IMENT
The main objective in the design of a CMOS process is to match
the
threshold
voltages
(manitudes)
and transconductance
parameters of the n- and p-channel devices.
This allows for
optimum switching characteristics and low power consumption in
the circuit. The doping level of the p-well determines the
threshold
voltage
of the n-channel transistor, while the
threshold adjust implant dose determines the threshold voltage of
the p-channel device.
Threshold voltages of 0.8 volts for the
NMOSF~ and -0.8 volts for the PMOSFET were used to determine the
desired p-well doping level and threshold adlust implant dose,
respectively. The doping levels of the sources and drains were
based on minimizing the parasitic resistances and capacitances

/~y-~
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associated with a MOS device. Process modeling was carried out
using SUPREM II.
This involved determining the implant/drive
cycles necessary to obtain the required doping profiles and
simulating the oxide growths, sheet resistances, and junction
depths of the various levels.
Listed below are the design rules of the 5um CMOS process.
Actual mask dimensions should be designed to compensate for
predicted undercutting from the various isotropic etch process
steps and forecasted impurity redistribution during the various
drive cycles.
Source and drain dimensions were made relatively
large to allow the use of 5x5 contacts. All values are in
microns.
o
o
o
o
o
o
o
o
o
o
o

P—Well: L60. W30
All Contacts: L=5, N5
Channel Length (NMOS and PMOS): L=5
Channel Width of PMOS = 1.8 x Channel Width of NMOS
Actual channel widths can be varied.
P+ and N+ Source/Drain: L=lO, W10
P+ and N+ Guard Rings: L10
Guard rings are moats that surround the NMOS and PMOS devices.
Therefore, the following spacing criteria are specified.
P+ Guard Ring to N+ Source Spacing: L5
The spacing width is defined by the p-well since the P+
guard rings should lay along the edge of the p-well.
N+ Drain to P+ Guard Ring Spacing: L10
P+ Guard Ring to N+ Guard Ring Spacing: L=lO
N+ Guard Ring to P+ Drain Spacing: Ll0, W5
P+ Source to N+ Guard Ring: L5, N5

See device crossection in Fiqure 2.
•

Figure 2.

-

~..re

a,(.6E

CrossectiOn of final device.

RESULTS
An outline of the 5utn, p-well CMOS process is listed below and a
crossection of the final device is shown in Figure 2. The
process modeling was based on an assumed oxide charge density of
5.OE11
/cm2 and a desired threshold voltage magnitude of 0.8
volts for each transistor. Since the CVD equipment has not yet

/&~
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been qualified,
the po].ysilicon deposition parameters needed to
obtain the desired 0.5um film have not been defined.
The same is
true for the polysilicon/gate oxide etch.
In addition, the
desired beam currents for the various ion implantations need to
be determined once the implariter is ready for use.
The beam
current should not be so high as to cause charring of the masking
photoresist.
The niaior process steps are:
1.
Obtain 3-5 ohm-cm, (100) orientation, n-type wafers.
2.
Grow 500 Ang. well oxide.
Use wet 02 for 25 mm. at 900 C.
3.
Coat, softbake, develop, and hardbake resist. (LEVEL 1)
4.
Ion implant 2.5El3 ioris/cm2 of Boron at 150 keV. (P-T~ELL)
5.
Etch well oxide in p-well region.
Then strip resist.
6.
Drive in p-well: Do a dry oxidation for 60 mm. at 1150 C.
Switch to nitrogen for 430 Thin.
Switch to wet 02 for 50
mm. to grow a total of 6500 Ang. field oxide.
7.
Coat, softbake, develop, and hardbake resist. (LEVEL 2)
8.
Etch field oxide until wafer pulls dry. (13 mm.)
9.
Strip resist.
10. Grow gate oxide. Use dry 02 for 50 mm. at 1000 C.
Switch to nitrogen and anneal for 20 mm.
11. Ion implant 6.1E11 ions/cm2 of Boron at 30 keV.
(Threshold Adjustment)
12. Do a 5000 Arig. CVD deposition of polysilicon.
13. Coat, softbake, develop, and hardbake resist. (LEVEL 3)
14. Etch polysilicon and gate oxide. (preferably ariisotropic)
15. Strip resist.
16. Do a reoxidation in dry 02 for 50 mm. at 1000 C.
17. Coat, softbake, develop, and hardbake resist. (LEVEL 4)
18. Ion im~lant l.0E15 ions/cm2 of Boron at 30 keV.
(P+ Source/Drain and Guard Ring)
19. Strip resist.
20. Coat, softba.ke, develop, and hardbake resist. (LEVEL 5)
21. Ion implant B.0E15 ioris/cm2 of Arsenic at 160 keV.
(N+ Sc’urce/Drain, Guard Ring, and Poly Doping)
22. Strip resist.
23. Activation/Anneal in nitrogen at 1000 C for 30 mm.
24. Coat, softbake, develop, and hardbake resist. (LEVEL 6)
25. Etch contacts in Buffered HF for ~“1 mm.
Strip resist.
26. Evaporate 3000 to 5000 Ang. of Aluminum on front side.
27. Coat, softbake, develop, and hardbake resist. (LEVEL 7)
28. Etch Aluminum in wet Al etch at 39 C for 2 to 4 miri.
29. Strip resist.
30. Sinter wafer at 450 C in forming gas for 30 Thin.
The data obtained from SUPREM II
is
listed Table 1.
The
predicted -lunction depth of the N+ source and drain is about half
that of the P+ source and drain for two reasons.
First,
the
p-well
is doped more heavily than the n-substrate.
That is, the
backcrround concentration for the N+ source and drain is higher
than that for the P+ source and drain.
Second, arsenic has a
lower diffusivity than boron and, therefore,
is not driven as
deep as boron for a constant anneal time and temperature.
In
addition, the sheet resistance of the P+ regions is much higher
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than that of the N+ regions because the N+ doping level is a
factor of six higher than that of the P+ level.
It is more likely than not that the assumed oxide charge density
of 5.OEll /cm2 is not totally accurate.
Therefore, the graphs in
Figures 3 and 4 were generated to allow for easy adjustment of
p-well doping and threshold implant based on the actual charge
density and a threshold voltage magnitude of 0.8 volts.
SPICE was used to model the electrical characteristics of NMOS
and
PMOS
transistors
and the CMOS inverter.
Among the
characteristics investigated were the rise and fall times of
the
output voltage signal and the current coming out of the 5 volt
supply.
All the data obtained from SPICE is
listed in the
appendix along with the SPICE input decks and calculations of
SPICE input parameters.
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CONCLUSION
A seven level, 5um
n-substrate/p—well

CMOS

process

structure.

has

been

desigTled

using

an

Process modeling was carried out

using SUPREM II and SPICE was used for electrical simulations.
Because no devices were fabricated,an assumption of oxide charge

density was necessary.
However, the process can easily be
adiusted to account for any level of oxide charge density by
adiusting the p-well doping and threshold adiustment implant dose
accordingly.
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CHARACTERIZATION OF SOLID SOURCE PHOSPHORUS DOPING DIFFUSION
by

Charles 6. Smith
5th Year tlicroelectronics Student
Rochester Institute of Techrtolo3y
ABSTRACT
Phosphorus solid sources for dopiri~

of
silicon
wafers
were
characterized
by
keepiri~
the
temperature constant arid varyiri~ the
diffusion
time.
Sheet
resistances
and
junction depths
were measured using a four—point station arid the
groove
arid
stain method,
respectively.
The
results
were
contrasted
with
the
SUPREM
II
pr ed i c t i o ri s.
INTRODUCT ION
There are several methods used to
achieve
phosphorus
doping
(ri—type)
of
a
silicon wafer
phosphorus
gas
sources,
ion
implantation, spin—on sources, and solid sources (1) •
The
method
presently used at RIT involves spin—on sources, which are more cost
efficient arid less hazardous compared to
gaseous
sources.
Solid
sources, which are fairly new, may even-be better.
The advantages in using solid sources are
ease of
handling,
better
urii~ormity on larger diameter wafers, rio capital expense to
convert system, arid decreases manufacturing downtime,
mainly
tube
maintenance.
The two main disadvantages ir~ using solid sources are
storage of the wafers and pre—fabrication process predictions, such
as SUPREM II modeling.
Lack of moisture is the most important item
in storing
the
solid
sources.
There
are
various methods of
storage.
One is a ‘dry box’ where the bottom of a sealed container
contains a dessicater arid a dry
nitrogen
ambient
is maintained.
The second method is to store the sources in a dry nitrogen ambient
~ 475
700 C.
These two methods are good if the sources are
used
or~
a regular basis.
The ot.her problem presents more difficulties.
To predict the sheet resistance arid the junction depths, SUPREM II,
a
modeling
program,
was used.
The problem with this is that. the
SUPREM II output is based on gaseous sources, riot solid sources.
—

Phosphorus solid sources were ijsei~
in~
this
experimenit.There
are
rio
corrosive
or toxic materials since the only by—product is
Si02, which stays on the source wafer.(2)
SiP2O7

————:::.

I
silicon

pyrophosphate

Si02

I
oxide

+

P205

I
dopant species
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EXPERIMENTAL
The planar diffusion sources used were PLIS Phosphorus
PH—1025
ri—type.++ The
silicon
wafers were
Wacker, p—type, 3 inch (111)
wafers with a thickness of 500 microns.
The
initial
resistivity
was 10—20 ohms—cm.
The source wafers were annealed at 1000 C for 4 hours.
This
is
done
to activate the source prior to the diffusion process.
A
single diffusion process was used which is outlined in Appendix
I
and
summarized
as followed.
The temperature was kept constant at
1000 C for 15,30,45 arid 60 minutes.
A constant
flow
of nitrogen
was
used to prevent any back flow of contaminants, from the clean
room, into the diffusion furnace.
The storage of the
sources
was
not
a
problem
because
they
were only used for brief intervals.
Therefore the
source
wafers were
stored
in
a
wafer
box
an’:l
re—annealed before each use.
The four—point probe was used to obtain sheet resistance.
The
measurements
were
taken
at five different points or, the water to
check uniformity.
The junction depths were
obtained by
using
a
Sigatone Model S—llOO Automatic Angle Lapping Machirie.(3) The stair,
used was the ‘oranige
version of Saf—T—Stain by Philtec Co.(4)
RESULTS/ti ISCUSS ION
The data
in
Table
1
shows
the
uniformity of
the
sheet
resistance ~across
the wafer for the various diffusion times.
The
standard deviation is lower at the intermediate times,
but
it
is
hard to determine if this is a valid point with just one run.
The comparison of SUPREM II predictions arid the
experimental
v.alues car
be observed in Figures 1 arid 2.
The curves follow the
same trend with a slight deviation.
When this data was used on t.he
Irvin
graph the surface concentratiOn, Nsur~ was approximately the
same for both
the
SUPREM
II
arid
experimental
results. (Nsur
1e21/cc)
The
graphs
show
that
the trend is there but some fine
tuning of SUPREM II must still tie done.

++
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I
I
I
I
I
I
I
i
I
I
I
I
I
I
I
I
I
I
~

Wafer
A)

B)

C)

I
I
I
I

Itliffusionil
Time
I

I

1
2
3

l
I
41
s
I
1
I
2
I
3
I
41
51
1
2
3

I
I
41
51

tI) 1

j

I
I
41
51

2
3

15 mm
•

•

30 mini
•
•
•
•

45 mm
•

•

60 mini
•
•
•
•

Resistivity
(initial)

I
I 12.55
I
I
I
I
I 11.30
I
I
I
I
t 13.04
I
I
I
I
I 13.49
I
I
I
I

TABLE 1

—

ohm—cm

I
I
I

•

I
I

•

ohm—cm

•

‘

ohm—cm

•

ohm—cm

•
•

I
I
I
1
I
I
I
I
I
I
I
I
I
I

I
Rs(djffusion)
17.58
17.49
17.21
17.08
16.94
8.83
8.88
8.83
8.79
8.92
7.02
7.07
7.16
7’O
7.07
5.66
5.93
602
602
5.84

mean
SD

17.26
.27

~neari
SD

8.85
.05

mear~
SD

7.10
.07

mean 5.89
SD
.15

I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I

Xj

(u)

0.84

1.54

1.85

2.44

Experimental data of sheet resistance arid
depths

CON CLtJS ION
A further study of planar sources must be done
to
accurately
evaluate the
data and compare it to SUPREM II.
The data obtained
in this experiment combined with future data
will
give
a better
understanding of
what
happens
in the phosphorus diffusion using
solid sources.
If a correlation between SUPREM II and
the
planar
sources
can’t
be
found,
all
is
riot lost.
The graphs of sheet
resistance and
junction
depths
could
be
used to
determine
a
diffusion process.
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APPENDIX I

PROCEDURE USED:
1) all wafers will go through an
RCA clears

initial cleaning step:

—

2) Prepare all wafers for solid source method of diffusion
this is done by placing the solid source wafers
irs the specially designed boat that was supplied
with the solid sources. Place the boat in the
N—type diffusions furnace ~ 1000 C for 4 hours
(PH—l025) with nitrogen flowing at 2.5 slpm.(2)
—

3)

tiiffusiors
each lot will have a drive—irs temperature of
1000 C but times will vary.
1 for 15 mirs
1 for 30 mirs
1 for 45 mm
1 for 60 mini
—

—

—

—

—

4) Four—point probe all wafers
before doing this, dip the wafers in
HF to remove any oxide.
—

buffered

5) Groove ~ stairs
the groove time used was 8 minutes, the
stairs was activated while looking at the
groove—ri—stairs under the microscope.
—

PMOS OPERATIONAL AMPLIFIER EVALUATION
BY
William J. Spezzano
5th Year Microelectronics Student
Rochester Institute Of Technology

ABSTRACT
The evaluation of a metal gate PMOS op amp, Including
verification of the integrated circuit layout and a
check of the PMOS design rules, was performed. The
SPICE deck was modified to include a mask error which
was discovered and the resulting simulation compared
to DC measurements. The results Indicate design
errors at the input stage of the op amp. Open loop
simulations performed by SPICE also show design
errors within the gain stage. Suggestions for a more
thorough Investigation of the design are given.
I NTRODUCT 1 ON
The circuit schematic for the PMOS operational amplifier is
shown in Figure 1 with all nodes numbered. The amplifier is made
up of functional blocks which are common to all op amp designs.
The input stage consists of a differential amplifier with its
associated constant current source. A level shifting stage is
present to assure that the output will be close to zero when the
amplifier is in its quiescent state. The gain stage has been
compensated using negative feedback in order to extend the
frequency response of the op amp. The compensation network
consists of a 50 pF capacitor in series with a 6 kohm diffused
resistor. This network contains the only passive elements in the
circuit. All other impedances are realized using the FETs as
active loads.
The actual integrated circuit layout which was used to
generate the mask set is shown in Figure 2. This layout was
constructed using an in-house integrated circuit editor ( ICE ).
The layout has been labeled for easy comparison with the circuit
schematic In Figure 1. The different colors* correspond to the
masking levels labeled on the diagram. The processing begins with
an n-type wafer on which approximately 6000A of silicon dioxide is
grown for masking. The oxide is selectively removed using the
diffusion mask so that a boron predeposit can be performed
creating the drain and source of each device.
A colored ICE layout is available from the Microelectronics
Office at PIT
*
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This predeposit also forms the 6 kohm resistor. The
remaining oxide is removed following the predeposit, and the boron
is driven in while the field oxide is grown (approximately 6000A).
This field oxide is removed from the Intended gate regions using
the gate oxide mask, and about 500A of gate oxide Is grown. The
contact cut mask is used to cut through the field oxide In order
to make electrical contacts to the diffused areas. Finally the
entire wafer is coated with aluminum and the Interconnections are
defined using the metal mask.
EXPER I MENT
A circuit schematic was derived from the ICE layout shown in
Figure 2, and then compared to the schematic shown in Figure 1.
This procedure verified that the mask set produced from the iCE
layout would produce the desired circuit configuration. During
this process the layout was checked to make sure that it conformed
to the PMOS design rules. The minimum dimension permissible when
this layout was constructed was 10 microns. This dimension Is
labeled on the compensation capacitor In Figure 2. The metal was
also required to overlap gate regions and contact cuts by 10
microns.
In order to account for alignment errors during the gate
oxide cut and preserve the channel, the gate oxide was indented at
each end of the channel. All of the channel width-to-length
ratios were measured for use In the SPICE model card since this
ratio is directly proportional to the transconductance of each
dev i ce.
Operational amplifiers were tested on wafers having discreet
FETs with threshold voltages between —1 and —2 volts. The
threshold voltages of FETs having a gate oxide thickness
equivalent to the field oxide were also measured to determine the
maximum possible power supply that could be used without turning
on parasitic transistors. This was found to be —10 volts. A
SPICE simulation was performed using this supply voltage to
determine the quiescent point of the amplifier. The node voltages
were then measured and compared to predictions made by SPICE.
RESULTS/DISCUSSION
While measuring the node voltages a mask error was discovered
which left a connection In the constant current source floating
(Figure 1, node 20). This error occurred when the iCE file was
down-loaded to the pattern generator during fabrication of the
reticle. This faulty reticle was then photorepeated to create the
mask. This error has happened several times In the past with
other designs. The SPICE input deck was modified to include this
error and the simulation repeated. The results are shown in Table
I.

C

-

Table I
Comparison of Predicted and Measured Node Voltages
Node
10
20
21
25
30 (VDD)
40 (VSS)
50 (VOUT)
60
70
80
85
100
110
130
150 (VIN1)
160 (VIN2)
*

SPICE (v)
—1.03
0
+4.99
+4.82
—5.00
+5.00
+0.44
+2.65
+5.00
+2.88
+2.88
+4.72
+4.72
+5.00
0
0

Measured (v)
—1.43
+3.32
+3.70
+3.66
—5.00
+5.00
+0.92
+3.87
+5.00
+3.58
+3.56
+4.64
+4.56
+5.00
+2.55
+3.94

Floating node at the gates of M3 and M8

The measured voltages agree quite well with SPICE’s
predictions with the exception of the voltages at the Inputs and
at node 20 in the constant current source. These deviations
indicate design flaws within the differential amplifier and the
constant current source. No other measurements could be
performed, but SPICE was used to simulate the open loop response
of the amplifier. A DC gain of one was predicted which rolled off
significantly at one kilohertz. This data indicates further
design errors within the compensated gain stage.
CONCLUSI ON
The evaluation of the PMOS operational amplifier is by no
means complete. The circuit deserves a more in—depth analysis.
This analysis would be greatly facilitated by breaking the circuit
up into the functional blocks. Each block could then be
simulated, fabricated, and tested seperately to give more Insight
into the operation of the amplifier as a whole. Once the
individual performance of these blocks has been optimized, they
can be reassembled to complete the design, and testing of the
complete circuit may be resumed.
ACKNOWLEDGEMENTS
Robert Pearson for guidance throughout this entire
investigation, Dr.
Fuller for his initial suggestions, and Dr.
Jackson for his continued enthusiasm.
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PMOS STANDARD CELL LIE~RARY
by
James C. Taylor
5th Year Microelectronic Student
Rochester Institute of Technology
ABSTRACT

To allow for a quicker,
more efficient design
process,
a
PMOS standard cell
library has been
designed.
The cells designed include; NANLI,
AND,
OR,
NOR and
E>::clusive OR gates,
Output Pad Driver, RS
Flip-Flop, 13-type Flip-Flop,
Shift Register,
Up-Down
Counter, Multiplexor, Decoder, Encoder, Inverter, and a
Serial Adder.
These cells were all
simulated
using
SPICE,
and
laid
out with ten micron metal gate PMOS
design rules.
I NTROtIUCT ION
The four
levels of
PMDS
fabrication make the process
quick,
simple, and the device characteristics very repeatable.
The
four masking
layers of the process are the diffusion, gate
o::;:ide, contaet cut, and metal.
It is a
logical
advancement to
design
and layout
a
standard
cell
library for this well
established process.
In the past, each time a student wanted to design and
Fabricate a circuit, he would start front scratch and design,
simulate,
and
layout
each gate.
This required a significant
amount of ground work before a larger circuit could be designed.
Not
only was this method of design much more time consuming, but it
also leads to inefficient or none functional
basic gates. By
repeatedly simulating each gate, the optimum pull-up and pull-down
gate dimensions were determined.
There were two basic criteria
which were used to define the optimal ratios.
First, the logic high
and
logic
low voltage
levels must
be within
acceptable
ranges. Second,
the pull-up
and
pull-down
times must
be
approximately equal.
In the past,
such simulation iterations
were often
too time consuming
to
be practical.
Thus
larger
designs may not of functioned due to simple gate malfunctions.
By
using
standard cells,
the designer can spend more tirrie doing
the circuit design, and be certain that
the basic
cells being
used are functional.
The designs were
all
laid
out
with
RIT’s
ten micron metal
gate
F’MOS
design rules.
To facilitate ease of layout,
certain
criteria
were
upheld
while designing
the
cells.
The
basic
gate cells were all made the same
height
to
allow
for
easy

/?V

placement. Larger cells were made to be multiples of this standard
height.
Power and ground ports are available at the top and
bottom,
while signal ports are available on both sides of the cell.
These criteria make the chip much easier to layout, and also make
for a more dense design.
The cells were
laid out on
ICE
integrated circuit editor..
The minimum feature size
is ten
microns, with a gate overlap of ten microns,
minimum metal
and
diffusion width of 30 microns, and minimum contact size of ten
microns square.
EXPER I MENTAL
The majority of the development
time was spent thoroughly
simulating each of the designed cells.
The schematics were done on a
Mentor Graphics CAD Design station,
and consequent simulations
performed using MSPICE.
The transistor model used for simulation
was derived
from transistors previously fabricated in the labs at
RIT.
The simulations model used is as Follows
Substrate doping
Surface Mobility
Zero E~ias Threshold Voltage
Channel Length Modulation
Source and Drain Resistance
Transconductance
Surface State Density
Oxide Thickness
Junction Depth
Gate to Source Capacitance
Gate to Drain Capacitance
Each of the simulations was performed
centigrade.

=

3.81E14 iCC
80.77 cm**2/V-S
-2.0 volts
.0145 1/V

=

é.0.0

=
=
=

=
=
=
=
=
=

4.83E-6 A/V**2
8.0E11 /cm**2
580 angstroms
1.17 uM
56C) pF
5é.0 pF

at

twenty—seven degrees

RESULTS / t~ I SCUSS ION
The simulation of the cells gave very favorable results.
A
NOR gate has a rise time of approximately one micro—second, when
simulated at fifteen volt supply rails.
An exclusive OR gate has
a rise time of appro::::imatelY two micro-seconds.
To achieve
suitable logic high
and
logic
low output voltage levels, and
achieve symmetrical rise and fall times the
length to width ratio
of the pull—up and pull—down transistors must be made unequal.
Each
transistor is characterized by
its
length
to width ratio, and
a gate
is characterized by the ratio of the pull-up to pull-down
transistors. The optimum ratio of an inverter was found to be
20:1, 4:1 for a NAND gate, and 121
for a NOR gate.
Figure 1
shows the schematic of a NOR gate, a. NANEI gate,
and an
Inverter.
All
of the more complicated
cells designed were made up of these
three gates.

icc
icc

INVERTER

NAND

NOR

Figure 1. SchematiC Representation of the basic gates

The simulation of an inverter yields a logic low output of
volts, and a logic high output of -14.0 volts. These voltages are
well
within acceptable ranges to control
later stages.
Figure
2
is an example of a library data sheet, which contains the
schematic, and a selected simulation result.
-~

The basic gate height was 140 microns.
All of the basic gates
were
stretched
to be this height.
The power and ground ports come
out
the top
and bottom, while the signal ports come out each
side.
The larger gates were all
laid out to be multiples of
this standard height.
Attached is an example of a library data
sheet.
It
contains the cell
name,
the pnios implementation
schematic,
and
the results from a simulation.
CONCLUSION

-

A PMOS standard cell library was designed and laid out with
lOuM metal gate design rules.
The cells designed include; NANt’, AND,
OR, NOR and Exclusive OR gates, Output Pad Driver,
RB
Flip-Flop,
ti-type Flip-Flop, Shift Register, Up-Down Counter,
Multiplexor,
Decoder, Encoder,
Inverter,
and a Serial Adder.
These cells were all simulated using SPICE, and laid out with
ICE
integrated circuit editor.
REFERENCES
1) Millman, Jacob, “Microelectronics”,
New York, 1979.
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2) Taub, Herbert, “Digital Integrated Electronics”, McGrawHill Books, New York, 1979.

/7”,

LIBRARY DATA SH~i ~AMPLE

vcc

vcc
A

B

~%

£

.~

:

I~UU OI~~C?I~ZST1C

Cut

~ I ~V? LII

~

I

I.

I

I

[.1

~0

00
TtN( tu1~

CELL XOR2

40

Fiaur~ 2

/ 77

300 BAUD MODEM DESIGN
by
Brian Terwilliger
5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT

The 300 bps MODEM was researched and is in the process
of being designed and built. The relatively low speed
of a 300 bps MODEM allows for an asynchronous design
theref ore
eliminating much of the timing control
necessary at higher speeds. The result is a low speed
functional MODEM.

INTRODUCTI ON
This paper deals with the design of a 300 baud MODEM using
frequency_shift-keyiflg(FSK)
demodulation and modulation of
analog and digital signals. A MODEM is used for communication
between computers and/or peripherals when large distances are
involved. -This is because of the driving capabilities of the
electronicS and the intrinsic impedance of the the cable. 300
baud is a relatively slow data rate compared to microprocessors
which operate in the microseconds. This slow data rate allows
for asynchronous design which has an advantage of less control
logic and internal timing than a synchronous design.
The design incorporates the use of a microprocessor and a UART,
therefore the design is basically limited to the control,
modulation, demodulation, and isolation electronics.
The
microprocessor provides access and control of the MODEM and
also allows ease of testing and revision.
It also provides
communication with the host computer’s keyboard and video
display.
The
function
of
the
UART
is
to
provide
serial-parallel
and
parallel-serial
conversion
so that
communication between the microprocessor and MODEM is possible.
The UART also performs parity bit checking which is necessary
since the MODEM will function using serial asynchronous data
with start, stop, and parity bits. The general block diagram
of the design is shown in Figure 1.
The carrier medium is a voice-grade public telephone line and
therefore additional design considerations are incorporated due
to isolation and answer/receive acknowledgements. Once speeds
over
600
bps
are
desired
then
synchronous
and
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p~ase_shift.~Yin~ are necessarY.
Figure 1

:~,

1~W.I

1’

FSK modulation is a term given to the process of converting
binary or digital information into an analog signal with
specific frequencies which represent a logiC 1 and logic 0.
The analog equivalent is Hark and Space1 respectfully’ FSK
demodulation works in the exact opposite manner.
FSK is
generallY
~0~tage_freqUeflCY conversion and should not be
confused with ?~/D or D/A conversion.
The later deals with
scaled voltage conversion not ~0~tage_freqUeflCY conversion.
P5K modulation requires synchronous data flow since the angle
sampled f?om the jncoming analog signal is what determines the
digital output. This is called phase_voltage conversion and is
inherently faster and more complicated then FSK.
For the 300 baud FSK MODEM the term bits per second(bPs) and
baud can be used j~~erchangeable since one transmitted data bit
corresponds to one binary data bit. This is not true for P5K.
This is because P5K sends two dibits per every binary bit. So,
for the 1200 baud P5K MODEM only 600 bps are actually sent and
in comparison is only twice as fast as a 300 baud FSK MODEM.
The main reason for under taking this project was to gain
knowledge and experience in the fields of digital and analog
design.
The MODEM is a unique design project since it
incorporates both types of design. To this end I am using a
project approach similar to that of industrY.
In industry,
prior to layout, the design is tested in various ways to proved
validation and confirmation of design.
~pERIMEN’rAL

The basic approach of this project is to research the function
and
specifications
of
a 300 baud MODEM To learn the
fundamentals of modulator/demodulator operation as it applies

/77

Page 3

to MODEM design. Through this enhanced ~nderstandiflg of serial
communication then design, acquire the necessary discrete
components, build and test. This approach, though extremely
generals is always in a state of flux as more of the design is
known until the design is working as desired.
The specific block diagram for the MODEM is given in Figure 2.
The electronic design is relatively straight forward once the
logic design is completed. This however does not include the
control logic and ~andshakiflg logic.
This portion of the
design is handled by the microprocessor and UJ~RT.
Figure 2

r

2-~i-

W.4’...k T.L—
fJIA~4

4~UJ

The public telephone lines are called voice-grade because the
range of frequencies transmitted is 300 Hz to 3000 Hz which is
the mid range of of the human voice.
Due to this frequency
band the theoretical rate of transmittiOfl is 9600 bps, but 2400
bps is the practical limit. The public telephone lines uses a
DC current of approximately 30 m?~ to determine when a telephone
is off-hook due to a DC impedance of 200 ohms or less. Ringing
is produced by a 60
150 kC voltage voltage across a matching
impedance of 600 ohms. These voltages and currents must be
isolated from the MODEM electronics along with the po~sib~litY
of lightning potential.
The need for isolation also is
required to prevent excessive voltage from the MODEM to the
telephone line. The isolation necessary for connection to
public telephone lines is regulated by the FCC and the circuit
must be registered with them prior to use.
-

The isolation circuit used in this design is shown in Figure 3.
The bridge rectifier and photo-isolator combination is only
activated by an kC voltage, as when ringing, then the Ring
Detect line is forced low. When the Ring Detect is detected
low the the Of f Hook line is then forced low causing the relay
to close and thereby provides access to and from the MODEM.
The second bridge and circuitry provide a current sink so that

Page 4
the transformer will not become saturated. The center tapped
transformer has half the intrinsic impedance so as to allow
both transmit and receive at the same. This is called full
duplex operation.
Figure 3
tP

a

Since the same line is being used to send and receive a
bandpass filter is needed such that only the incoming signal is
being read and not the transmitted signal.
The active RC
filters are given in Figure 4.
The frequency plot of the
filters verses the voltage transfer is given in the APPENDIX
along with the method of calculation.
Figure ~
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The bandpass filters are also amplifying the signal therefore a
voltage limiter is needed.
The circuit shown in Figure 5
reduces the incoming signal by approximately a factor of seven
and it also performs full wave positive rectification. The
rectified signal is needed for the demodulator section.
Figure 5
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The demodulator is a phase locked system that tracks and
converts the FSK input data into a form such that the voltage
slicer can convert it to binary data. The modulator works on
same principal but in the opposite direction using a voltage
controlled oscillator where the timing is controlled
by
division of the system clock. The demodulator logic diagram is
shown in Figure 6.
Figure 6

~LfL
‘I
I

~

~—

RESULTS

~s the design evolves the aquisitiOfl of the discrete devices
are being obtained with the purpose of building and testing.
The MODEM will be external to the host computer and the
connection
will
be
done using RS-232C standards.
The
microprocessor to be used is a 6502B with and internal 3 MHz
clock.
The U?~RT is a MC6850 and the op-amps are quad packages
of 741’s. The DAA~ has been built but not tested.
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To communicate with the microprocessor a keypad and display was
designed using a ROM keypad detect program with seven segment
L~ displays. The keypad is hexadeCifl~al with control switches.
CONCLUSIONS
Once the design has been built, tested, arid if needed, revised
then the MODEM can be used to communicate using the public
telephone lines. The MODEM is a unique electronic device due
to both analog and digital design considerations. Due to this
dual nature the knowledge gained can be applied to any analog
or digital electronic design.
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SEM STUDIES IN MICROELECTRONICS

by
RENEE VITULLO

___

5Th YEAR MICROELECTRONIC ENGIN~k~ING STUDENT
ROCHESTER INSTITUTE OF TECHNOLOGY
ABSTRACT

A review of the Scanning Electron Microscope (SEM)
is
presented
with
attention
given to its
applications in the field of Microelectronics.

INTRODUCTION
The SEM has proven to be

one of the most versatile and
widely used tools today in the Microelectronics industry.
The fact that devices are continually getting smaller and
the need for 3-dimensional images, of surface topography
mandate the use of a SEM with its advantages of subniicron
resolution, depth of field, and accuracy.
The SEM consists of an electron gun, electromagnetic lenses
and
apertures,
vacuum system, specimen stage, signal
detection and display components. A diagram of the SEM is
as follows:

I
I

Figure 1.

Schematic of SEM.

The SEM utilizes a focused beam of high energy electrons
that
systematically
scans across the surface of the
specimen. The solid specimen exhibits complex interactions
with primary beam electrons. These interactions result in a
variety of signals that may be detected. The varying energy
of
some
of
these
electron signals enable them to
conveniently be collected. The signal is used to modulate
the intensity of a second electron beam which impinges on a
CRT view screen. Through synchronization and amplification,
a specimen image is created.
The primary electrons in the beam undergo
scattering
interactions with the specimen atoms. Some of the possible
secondary emission are shown in Figure 2.

D~ar.ct.rI.tIe X-Raye
S.eo,~d.ry
II.ct roi~s

Figure 2.

Signals

The interaction of the primary beam electrons and the
specimen
atoms
causes
a
loss of energy to occur.
Transmitted electrons are those electrons which travel
through thin samples and undergo both elastic (some energy
is lost) and inelastic (no energy transfer) collisions.
Backscattered electrons bounce back with little energy loss.
Secondary electrons are low energy photoemitted electrons in
which the energy absorbed from the primary has been lost to
elastic scattering events.
CathodulumiflesCerlce is
the
emission of photons of the IR, visible and DV wavelength.
This signal will only occur
for
certain
materials.
Characteristic x-rays can be emitted which are a result of
the relaxation of electrons into empty core levels which
have causes photons to be formed. These photons have x-ray
energies and are characteristic of the element.
Auger
electrons are emitted once an electron relaxes to a new
empty level which was created by secondary emission.
This
relaxation releases a phton which is absorbed by a secondary
electron that is then photoemitted. The other signal which
can be monitored is the specimen current. This is the

In-
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difference between the beani current the the eniissive current
which is the sum of all current leaving the specimen by the
emission of electrons.
?~ limitation is seen on the
depth
of
penetration.
Penetration of the beam electrons is dependent on the
magnitude of their energies.
The volume and depth of
excitation multiplies with the increasing beam energy and
decreases with atomic number. The resulting emissions also
show a depth dependence because lower energy signals are
emitted from a shallower region. Figure 3 shows this.

lie

Figure 3.
Typical signals, their
given in Table 1.

Emission spectrum

resolution,

I

SIGNAL

and

analysis

RESOLUTION

USE

> I micron

l.0~) tint

Atomic number
contrail
Topographical
contrail

Secondary
electrons

30 tim or better

Surface etrueture

Cathodoluminescence

<10 nm

Impurity
concentration

Characteristic
z.rays

Measured in eVs. an
integral of peak width
of a given line

Elemental
coetpositlon

Auger electrons

Measured in eVi. an
integral of pcik width
of a given line

Surface
composition

Transirnited
electrons

S cm or better

Internal
chrastructure

Specimen current

poorer than 2 electron
Image

Atomic number
contrast

Back scattered
electrons

Continuum i•rayi

Table 1.

Not a useful
signai

Signals, resolution, and uses.

Th,

use

are

~cPERIt1ENTAI~

Throughout any integrated circuit processiflgr a SEM can be
used to inspect the samples at various steps in fabrication.
The results obtained at these times can provide valuable
information.
Integrated circuit processing begins which
oxidation of the silicon surface.
At this point, it is
valuable to determine whether the oxidation has produced any
defects on the surface. To determine this the wafer can be
Wright etched. This etch makes the defects more prominant.
Figure 4 shows the defects which can occur.
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Figure 4

The next processing step is to perform a diffusion. This is
the introduction of impurites into the wafer. The junction
depth is determined by the time and temperature of the
process.
Junction depth can be measured by using a stain
technique. A mixutre is used which causes the p-type
material to stain. This can then be viewed by cross-Section
using the SEM. This is shown in Figure 5.
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Figure 5
PhotolithograPhY is a widely used aspect of IC processing.
The SEM can be used to determine the accuracy of the lines
which are being produced, and also provide information on
the resist profile. This is shown in Figure 6.
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I4etaldepOsitiOfl is the final step in processing. When the
metal is to be deposited onto the surface, there is a great
deal of topography which must be encountered.
Topography
can cause a decrease in the uniformity of the metal layer.
To account for this, a trilayer process can be implemented.
This is shown in Figure 7.
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Figure 7

There is a variety of data which can be collected to provide
valuable information on the SEM and on the process being
tested itself.

CONCLUSIONS
It has been shown that the SEM is a widely used instrument.
The uses vary dependent upon the task which is to be
performed. An overview of the analysis which can be done
with the various signals was given. Pictures of actual
analysis on defect analysis, junction depth, and image
profiles are shown.
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A STUDY OF

OPTICAL WAVEGUIDES
By

James Weaver
5th Year Microelectronics Student
Rochester Institute of Technology

ABSTRACT
A planar optical waveguide
has
been
produced
by
immersion a microscope slide
(sodium rich) in molten KNO3.
The resulting K+
profile is due to an ion—exchange with Na+.
The higher atomic number of K+ increases the
index
of
refraction
at the surface arid
therefore allows for the propagation of light
by
alternate
total
internal reflections.
Methods for observing the K+ profile
and
measuring the refractive index are discussed,
as well as the difficulties involved.
Also,
suggestions
for
future
experiments
arid
chaLacterizing techniques are given.

INTRODUCTION
Recently, considerable attention has been given to glass
waveguides due to their compatability with optical fibers, ease
of fabrication, arid low cost El,2]. Ultimately, it is desired
to
reliably and inexpensively produce Integrated Optical
Circuits (IOC’s). These circuits offer low power consumption,
wide bandwidths,
immunity to electromagnetic interference,
electric.al isolation, arid high data security ~3J.
It is the
goal of this particular study to examine the feasibility of
producing and characteri~inig planar optical waveguides as ar
initial step towards fabricating IOC’s.
Before any experimental results can be interpreted or
fully acknowledged,
it is important that one understands the
basic properties involved in guided light. A detailed analysis
is not necessary at this point, although detailed information
is readily available on this subject.

/~‘~2

A condition that must be satisfied for light to prOpa9ate
through a waveguide is that of total internal reflection. As
shown in Figure 1, in order to have total internal reflection,
ri2 must be greater than nl, where n2 is the index of refraction
of the wave guide and nl is that of the surrounding medium.
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[4]

there is total internal reflection if
there will be no refracted ray.

ei

equals 900

,

so

that

Consider a plane wave directed into the face an optical
waveguide.
Figure 1 shows a cross—Section1al view of this
situation. The plane wave can be described as a family of rays
perpendicuI~r to the wave front. Certain families of rays can
interfere constructively with each other, and create a standing
wave in the transverse Cx) direction.
The component of
propagation in the z—directiOfl is given by

B~

since

‘7?,3~co5e2

4?~ 21/;~~

and
where k. is the wave number, i~ is the wavelength of light in a
vacuum and ~ is the wavelength of light in the medium of n2.
The component in the x—direCtion,
~
determines whether or not constructive, destructive or random
interference will occur. Only certain angles will allow for
propagation down the z—axis [4,5,6]. These angles correspond
to modes, an important concept used in
describing
the
characteristics of a waveguide. Another important concept is
that of the evanescent field, or the field that extends outside
the boundaries of the waveguide.
It is this field that allows
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other waveguides, and can be used to determine
index profiles and the number of allowable modes in a given
waveguide 1:6,73. The more modes there are, the more dispersion
there
will be.
Recently much work is being done with
single—mode waveguides 1:8,9,103. The problem with these types
of guides are their extremely small numerical apertures,
resulting in poor coupling capabilities. This can be overcome
by utilizing integrated lasers and photo detectors or by
producing waveguides that have a graded index. This has been
demonstrated 1:1,2,113 arid in fact, the index profile can tee
controlled to give optimal results [1). The higher order modes
travel longer distances, but due to the incident angle, they
will be effected by a lower average index of refraction
compared to the lower order modes.
In other words, the lower
order modes are slower but travel less distance than the higher
order modes.
If the index profile is adjusted properly, all
the modes can travel together, minimizing dispersion effects.

coupling to

EXPERIMENTAL
A microscope slide was used as the substrate for ar
optical waveguide. These slides are made from sodium compounds
arid therefore have an abundance of Na+ ions available.
When
placed in molten AgNO3 or KNO3, an exchange of ions takes
place, and the Ag+ or K+ ions are effectively diffused into the
substrate. The higher atomic number of K+ (or Ag+) relative to
Na+ means that and area of diffused K+ ions will have a greater
optical dej-~sity than that of Na+. Therefore, an index profile
is expected being gaussian or erf—like [2] with the highest
index at the surface of the diffused area.
It was decided that KNO3, due to being inexpensive,

would

be
used as the ion source.
A suitable container was needed to
contain the molten KNO3 and the glass
slide at
approximately
385 °C.
A
quartz tube furnace was used as a heat source.
A
thick walled pyrex dish was tested to see if it could
hold
up

to the temperature extremes, which it did. KNO3 crystals where
piled into the dish, covering two small (75mm X 25mm) glass
slides.
One of these was masked with a bar type pattern of
gold to see if it would be an effective barrier to the K+
ion
diffusion
(this slide will be referred to as the masked
waveguide, arid the unaltered slide will be referred to
as
planar waveguide).
The dish was then placed in the furnace
heated for three days at a temperature of about 380°C
(It
difficult
taking the dish out of the oven without cracking

It is unexplained as to why it did not crack earlier
trial run was made arid the pull rates were the same.)
could

when

the
arid
was
it.

a

It was earlier determined El] that the diffused profiles
be observed by viewing an edge profile of the sample in~

an
SEN using
backscattered
electrons.
The
backscattered
intensity
will
be greater for those regions where high atomic
number atoms are prevalent.
So, a small sample (1.5cm X 1.5cm)

was
cut
out
of
each
slide,
(in order to obtain a
cross—sectional profile), using a diamond scriber and epoxied
to an undiffused sample, which serves as a reference for the
relative intensity profiles throughout the entire sample.
See
Figure 2..
The desired edge was polished with fine jeweler’s
powder to minimize surface defects. The entire mount was then
coated with carbon to prevent surface charging in the SEM.

OndgC-.cvs~’d 3Iid~.
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£r SEN.

RESULTS/D ISCUSS ION
The pr~files in the masked waveguide could be seen with
the un—aided eye even after the gold was stripped away. The
diffused areas were visible in much the same way that different
indices of refraction in air cause ‘heat waves’ over hot
pavement. Shining a HeNe laser through the top of the slide
arid perpendicular to the bar pattern (Figure 3), the profiles
of the diffused areas could easily be observed on a white
b a c kg r o u rid.
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There were a lot of defects noticed, perhaps due to the
poor quality of the glass. These defects looked like bubbles,
generally of the same size, and seemed higher in concentration
in the processed slides than unprocessed slides. The diffused
areas were severely broken up in some spots, the cause of which
is unknown. Perhaps agitation during diffusion would help.
The diffusion profile of the planar waveguide could not be
observed in the SEM.
It is suspected that the surface was riot
polished properly. A good polishing technique is essential
[4,12].
Further studies must incorporate a polishing fixture
for stability arid flatness.
Initial grinding should be with
wet paper of 50 micron grit size and very light pressure. Best
results can be obtained by moving the fixture in small figure8
patterns against the grinding surface £12]. After art event
surface is obtained,it must be polished using 3—13 micron grit
size.
The surface cart be viewed in a dark field microscope so
that all defects can be observed.
When the defects are
polished away, 0.3 micron grit can be used to obtain a high
gloss surface.
Further studies could be done on planar wave guides by
utilizing a prism coupler for exciting any selected mode of
propagation [7]. The set—up should be similar to that of
Figure 4.

•1
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The horizontal component of the propagation vector in the prism
is given by
~4?cosi.~
The ar,g1eL~can be adjusted so that B~is the same as that of the
waveguide mode. Power will be coupled efficiently into the wave
guide at this point.
This power will couple back into the prism providing the
incident ray is riot at the edge of the prism.
If the incoming
ray is as in figure 5, back coupling will not occur and the
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energy will travel down the waveguide, where it cannot be as
readily observed. The back coupling can be used to expose a
piece of film so that quantitative analyses can be made. The
entire procedure is described in more detail by P.K. Tein [7].
Techniques for easuring the index profile of the masked
waveguides
(recall Figure 3) can be classified as either
transverse or longitudinal methods [4].. TransverSe methods are
set—up
as
in
Figure
3, where the incident light is
perpendicular to the axis of the waveguide. From this, either
the backscattered pattern or the far—field scattered pattern
can be analyzed. This requires the use of a computerized data
acquisition system because of the complex relationship between
intensity distribution and index profile [8,9).
The longitudinal method requires the illumination of the
front
face,
or a cross—section of the waveguide.
The
refractedray technique is often used in this situation.
That
is, the rays that are not trapped by the waveguide are
examined, not those that are bound. The necessary calculations
involved are not as cumbersome as those of other methods.
A more practical approach to determining the index profile
is possible, and depends on either the use of backscattered
electrons in an SEtI, or a knowledge of the diffusivity constant
for
the ion/substrate combination.
The procedure is as
follows: Obtain about ten high quality glass slides and
measure the index of refraction of a few, average them and call
it ns.
An absolute index profile can be obtained as a function
of time if the slides are placed in a diffusing solution and
taken out a~ various times (say tl—tlO) but left in the high
temperature furnace.
The residual surface solution must be
removed somehow so as to eliminate the source of ions.
At
ttlO, all of the slides are withdrawn arid their respective
surface indices measured. The slide that was in solution the
entire time must be observed using the backscattered electron
approach mentioned earlier. The point of this is to find a
relationship between the index as a function of time and relate
it to the index as a function of distance (it is assumed that
there is a linear relationship between the backscattered
intensity profile and the index profile [11,13)).
From this
data, the diffusivity of the ion can be found and compared to
published results.
After these techniques are reasonably well established, it
may
be
desirable to produce and characterize thin film
waveguides. Then the fabrication of devices similar to those
in Figures 5 arid 6 may prove feasible:

B.uvoitage

Fi9vr~°.5. An integrated optical photodetector fabricated on a silicon substrate
/€s
—

OpU~I fiber

(b)
(I)

FIGS 6 MonolithiC Integrated optical way length demultiplexelS fabric

t d with
micrograting filters end a Schottky barrier photodiode array on a silicon sub
strate: (a) using transmission gratings; (b) using reflection gratings

CONCLUSION

A few reasonable methods have
been
described
for
characterizing waveguides.
Suggestions for future processing
techniques include the use of better quality glass, AgNO3 as an
Ag+ ion source due to its high polarizabilitY, and agitation
during diffusion . Also, it is important to study the effects
of an electric field on the index profile and how it influences
the transmission characteristics of the waveguide.
The next
step is to attempt similar processing and measuring techniques
for CVD films.
A C K N OWL EDO Et1 EN T S
M. Jackson, and R. Pearson of RIT’s MicroelectrOnicS Engineering
faculty arid El. Sumberg of the Electrical Engineering faculty.
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AUTOMATED CAPACITANCE-VOLTAGE MEASUREMENT

BY
DALE WEBB
5th Year Microelectronics Student
Rochester Institute of TechnologY
ABSTRACT
An IBM personal computer was used as an automatic
data equisition sy tern for obtaining capacitance voltage
(CV) measurements. An HP4145 parameter analyzer was used
as an analog to digital converter and the resulting
digitized CV data was analyzed on the VAX mainframe.
INTRODUCTION
Capacitance
voltage measurements are one of the most useful
methods of determining Information about the metal / oxide /
silicon system. Because of the ease of performing and evaluating
these measurements the CV plot Is comonly used In industry to
monitor process flow.
Parameters such as oxide capacitance,
flat-band voltage, threshold voltage, substrate doping, mobile Ion
concentration, minority carrier lifetime, surface states, etc. can
be extracted from these plots. The purpose of this project was to
create an interface that would allow capacitance-voltage (CV)
measurement plots to be easily and accurately tr nsferred to the
VAX matnframe computer for analysis and comparison to theoretical
CV curves.
—

In order to store this date the analog signals, resultant
capacitance and applied voltage, from the high or low frequency CV
measurement systems had to be converted to digital signals.
Using
the Hewlett Packard HP4145 parameter analyzer as and analog to
digital converter this digital information was then tr nsferred to
the IBM personal computer via the 1E488 bus between the HP4145 end
the PC. This digitized CV data file could then be transferred to
the VAX mainframe using a comunicetions software package celled
KERMIT. This entire process outlined above (including setting-UP
and running the HP4145 as well as transferring the digitized CV
file to the VAX) would be run entirely by remote control using the
IBM personal computer.
Once transferred to the VAX, this CV data file could, be easily
accessed by many people and analyzed using a progr m on the VAX
celled CVPLOT. This CVPLOT is en in-house program that would allow
the experimental CV data file to be superimposed on the same graph
as the theoretical CV plot.
This theoretical CV
plot
is
constructed using the exact charge analysis th ory for the MOS
capacitor. This progr m can also include the effects of several
nonidealitieS (such as metal work function difference, fixed
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charge, mobile charge, surface states, etc.) in calculating the
theoretical CV curve.
An tn-depth explanation of this theory is
given In Reference 1.
EXPER I MENTAL
In order to easily record a CV measurement (by remote control
using the IBM PC) a software routine was written In basic
prograrwntng language that would communicate with the HP4145 using
the 1E488 bus. This program would automatically set-up the HP4145
paramater analyzer, begin recording with the 11P4145 and obtain the
results from the HP4145 directly from the IBM PC. A listin of
this program is shown In the appendix.
To record
connections:

a

CV

measurement

one

must

mak

1) Connect the 1E488 bus between the HP4 145
PC.
2) Connect the voltage corresponding to the
to the VM2 Jack on the HP4145.
3) Connect the voltage applied to the gate
to the VMI Jack on the HP4145.
) Connect the ground Jack on the HP4 145 to
5) Connect the RS232 line (from the VAX) to

the

following

and the IBM
capacitance

ground.
the IBM PC.

The CV data program can be loaded into the PC by booting up a DOS
3.1 dIsk, typing
sic, typing load”CVDATA and then typing run.
The program will then prompt the user for the correct responses.
A normal pfocedure for recording a CV plot would be to choose
option one in the main menu (which would set-up the HP4145 for the
measurement). At this time one could make any changes In the
HP4145 pages by simply hitting the LOCAL key in the upper
right-hand corner of the HP4145 end making the desired changes.
The cursor should be returned to the last page where It Initially
was located when done. To begin recording data the space bar
should be pressed on the IBM PC. The resulting graph will be
displayed on the HP4145 screen. Again, the HP4145 can be operated
normally at this time (to obtain a plot or analyze the data) by
hitting the LOCAL key. By choosing option 2 on the main menu
screen (on the PC) one can load the data into the IBM PC and can
save the data file by choosing option 3 and supplying the
appropriate file name.
This data file can then be transferred to a VAX account by
using
software routine called KERMIT.
Directions for this
process are shown in the appendix.

r

Data can then be analyzed using the CVPLOT program on the VAX.
This program can be run by typing RUN CVPLOT end supplying the
requested Information. Using this program the CV data file can be
plotted on the same graph as the theoretical CV curve which can
Include several non-ideal Ities If desired.

RESULTS/DiSCUSS ION

The above process was used to plot the CV graphs shown below.
The dotted line represents the actual results and the solid line
represents the theoretical curve. Note that both the theoretical
end actual results are normalized end the actual curve can be
obtained by multiplying the normalized curve by the appropriate Cox
value (shown above the curves).
Note also that th threshold
voltage Is extracted for the low frequency curves.
Once set-up this entire process only takes a matter of minutes
to complete and can be used for many other types of data aquisition
needs. Further work that could be done to Improve this system
would be integrating the program on the IBM PC with the Kermit
comunications software so that the CV data files could be
automatically sent to the VAX using the same program. There Is
also a lot of modifications that could be made to the CVPLOT
progr m on the VAX that would allow several non-ideal Ities to be
automatically calculated by comparing the actual and theoretical CV
curves.

RIT C—V PLOT PROGRAM
C/LOX
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CONCLUS ION

This entire process described above is fully operational at
this time and can easily be modified for many other types of data
aquisitiOn needs. This represents a large improvement in the
aquisitiOn and analyses of CV curves at RIT.
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TRUTH TABLE TEST FIXTURE FOR PMOS GATE ARRAY

By
Wil 11am K. Wing

5th Year Microelectronics Student
Rochester Institute of Technology
ABSTRACT
An improved test fixture, used to evaluate
the functionalitY of logic circuits designed using
a PMOS technology based gate array, was tested
and, when necessary, repaired.
It was enhanced so
as to allow it to accomodate two automatic probers
operating at maximum capacity. An improved truth
table test fixture was designed as a future
replacement of the existing system.
INTRODUCTION
The importance of Test Engineering to the fabrication
of integrated circuits upto their packaged form can simply
not be measured. Any one particular wafer may survive all
in line testing requirements (such as proper beta and sheet
resistance values) but this is no guarantee that any or all
of the devices contained on that wafer will function as the
circJit designers had intended. The challenge confronting
the test engineer, therefore, is to be able to assure that
his/or her system is free from any anamolies that may cause
the passing of bad parts and the rejection of good. These
anamolies, more commonly referred to as “noise”, are often
difficult to locate and remove. This is especially true
with any automatic prober test system.
Sources of noise
within such systems can be generated because of the system’s
lack of user friendliness end also because there exists
continuity problems from probes to cabling and or from
cabling to the interface hardware.
Noise produces
a
senseless loss of money and effort and must be eliminated.
The problem of noise within en IC test system carries a
different significance when it starts to Interfere with the
educational
process.
This is especially true in
the
Introductory Microelectronic Engineering course, EMCR 210.
The laboratory associated with this course is thefreshmen’s
first exposure to some important aspects of their chosen
field. These aspects include a logic design, equivalent
circuit
layout, IC implementation of the circuit with a NOR
logic gate array, device fabrication and finally device
testing.
This project requires five weeks to complete and
would be especially rewarding if the fabricated devices can
be evaluated and results compared to design. Realization of

this goal could be severely hampered if the test fixture
used did not function properly or was too confusing to
operate efficiently. Because of the number of students in
the
class and the number of die on each wafer, an
inefficient test system design can lead to the loss of the
project’s educational impact.
In order to understand what is required
of
an
efficient, user—friendly test fixture, the specifics of the
gate array design must be discussed. The gate array itself
is shown in Figure 1.
It is a 3x4 four input NOR matrix
equipped with 22 pads to be used for inputs, outputs, ground
or supply. A typical logic circuit design is shown in Figure
2. This circuit is a 3x8 decoder designed here at RIT.
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The present test system
used to verify freshman gate
array designs
is
shown
in
Figure 3.
It consists of an
automatic prober by
Pacific
West Systems
(PWS)
connected
via cables to one of two 40 pin
sockets. The first 32 of these
pins are connected to a row of
numbered plugs which correspond
to the 32 possible probe sites
on the PWS probers. A bank of
power supplies
is
provided
above the plugs and a bank of
multimeters is supplied below.
Desired voltages are achieved
at chip Inputs by connecting
the
supply
to
the proper
numbered plug. Desired

~2a?

TYPICAL SET UP
TO TEST GATE ARRAYS USING

PRESENT SYSTEM

FIGtJ~E 3

voltages are sensed at chip outputs by connecting
a
rnultimeter to the desired plug.
In order to test the
decoder with this system, at least three power supplies and
one
inultimeter must be provided.
One can see where
confusion may arise as the students step through the eight
different logic levels on the inputs while constantly
switching the multimeter to the proper output.
It should
also be obvious that testing of one die in this manner would
consume a considerable amount of time and testing of many
die would certainly take a full three hour lab period.
EXPER I MENTAL
The primary objective of this project was to provide
RIT with a guaranteed test fixture to be used in conjunction
with the PWS automatic probers. This goal was accomplished
in the following manner; first, to test and repair the
existing test fixture, second, to enhance the system by
expanding the testing capacity to accomodate both probers
end, third, to design a truth table generator.
Extensive continuity tests were performed on
the
present test system and some minor problems were noted.
Cables connecting the prober to the 40 pin socket did not
have enough wires to accomodate the 32 possible probe
locations. Cables were retrofitted to solve this problem
for both probers.
After the test system was repaired, it was noted that
some_ enhancements could be made. One of the probers had
only20 of the possible 32 probe locations available for
use.
So as to expand the system’s testing capacity, a new
cable was created and all locations on the probe card were
soldered.
After extensive testing of this fixture,
It
was
declared that the fixture was guaranteed for the following
conditions.
o

Both probers could now be used simultaneously.

o

Any of the 32 probe locations on each card could
utilized.

With the work on the present test fixture complete,
project emphasis switched to designing a new test fixture
that would facilitate the testing of gate array designs.
The emphasis of the design was placed upon making this
system as user friendly, as efficient and as versatile as
possible.
It was also decided that the new system would be
built seperate of the existing.
This would enable the
present system to remain as a safety net for the proposed
design.

FIgure 4 depIcts the layout of the proposed truth table
test fixture for PMOS gate array designs. A cable from one
of the two probers would plug into the 40 pin socket.
The
three way switch would determine whether the pin would be
ground (or logic low), supply (or logic high), or an output.
This achieves the versatility aspect of the design because
each pin could be used In any one of the five possibel modes
that needed when testing logic circuits.
The LEDs are
included so as to show what level an Input is set to or what
level an output Is being sensed to be. This helps to
achieve the user friendliness aspect of the design because
they visually assist the student in determining what state
an input or output is in.
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In order to implement this design of a truth table test
fixture, operational theory of a LED had to be explored.
It
is known that a LED has a forward voltage of approximately
1.2 Volts and requires about 15 mill lamps of current in
order to operate. These facts present no problem to the
circuit design when a pin is going to be used as an input
because the power supply can easily provide the required
current and voltage for LED operation. However, the current
needs of a LED do present a problem if the pin is to be used
as an output.
Because the chip could never supply the
required current to drive an LED, a buffer circuit had to be
designed.
This circuit is shown In Figure 5. A high
impedance element, such as the PMOS transistor shown, must
be used so as to provide the needed current.
In this
configuration, the PMOS transistor will act as a switch.
When the voltage on the output line is less than the
threshold voltage of the transistor, the transistor will
turn on allowing current to pass from source to drain. By
considering the channel resistance of the transistor and the
required current to operate the LED, a resistor value, R,
can be determined. A drawback to this buffer circuit is
that it fixes the value of logic high to the threshold
voltage of the PMOS transistor.
For example,
If the
threshold voltage was -2.0 Volts, the LED would light only
if the output voltage was less this value.
Other buffer
circuits could be considered to circumvent this problem.
For example, en operational amplifier could be used as a
comparator with a potentiometer to adjust the reference
voltage.

CONCLUSION / FUTURE CONSIDERATIONS
At present, the only proven and well behaved device
fabrication process at RIT is PMOS. This technology has
enabled logic circuits to be designed and devices to be
fabricated.
Testing of these devices has produced mixed
results in the past. This is especially true for those
devices designed around a NOR logic gate array used almost
exclusively in a freshmen level
course.
The need to
facilitate the testing of these devices was apparent. For
this reason, the intention of this project was to, first, to
guarantee the present test system end, second, to design and
build a new system that would easily test P1105 gate array
des I gns.
-

Guaranteeing that the present test
system
could
evaluate gate array designs involved a considerable amount
of tedious work.
This consumed an unanticipated large
portion of time and prevented the building of the designed
truth table test fixture. Hopefully, the design layout of
this fixture can be easily followed to produce the desired
results.
The problem to be confronted now is whether or not the
truth table test fixture will be able to expand with the
advancements being made In process design.
It is obvious
that if RIT starts to fabricate devices built with newly
proposed CMOS processes, the truth table generator would not
be able to test them satisfactorily, rendering it obsolete.
This fact points out very clearly the need for R1T to
enhat~ce its testing eblilitles so as to keep pace with
improvements being made in the fab.
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